M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 20:53:35 +08:00
Code Issues Projects Releases Wiki Activity

Revert "sayma_amc: remove RTM bitstream upload core. Closes #908"

Browse Source 
This reverts commit 2d4a1340ea.
This commit is contained in:
Sebastien Bourdeauducq 2018-02-17 17:38:48 +08:00
parent 73985a9215
commit 287d533437
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
artiq/gateware/targets/sayma_amc.py
View File

@ -160,10 +160,9 @@ class Standalone(MiniSoC, AMPSoC):
]
# RTM bitstream upload
# https://github.com/m-labs/artiq/issues/908#issuecomment-363650534
#rtm_fpga_cfg = platform.request("rtm_fpga_cfg")
#self.submodules.rtm_fpga_cfg = SlaveFPGA(rtm_fpga_cfg)
#self.csr_devices.append("rtm_fpga_cfg")
rtm_fpga_cfg = platform.request("rtm_fpga_cfg")
self.submodules.rtm_fpga_cfg = SlaveFPGA(rtm_fpga_cfg)
self.csr_devices.append("rtm_fpga_cfg")
# AMC/RTM serwb
serwb_pll = serwb.phy.SERWBPLL(125e6, 625e6, vco_div=2)