M-Labs/artiq-zynq
10
1
Fork 19
Code Issues 12 Pull Requests Releases Wiki Activity

RTIO/SYS Clock merge #212

Merged
sb10q merged 30 commits from mwojcik/artiq-zynq:rtiosys_clk_merge into master 2023-02-17 15:52:43 +08:00
Conversation 5 Commits 30 Files Changed 9 +7
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files
Showing only changes of commit 0e74afe64f - Show all commits

7
src/satman/src/main.rs
View File

@ -477,6 +477,13 @@ pub extern fn main_core0() -> i32 {
}
timer.delay_us(1500); // wait for CPLL/QPLL lock
info!("Switching SYS clocks...");
unsafe {
csr::sys_crg::clock_switch_write(1);
}
timer.delay_us(10_000); // wait for SYS PLL lock
unsafe {
csr::drtio_transceiver::txenable_write(0xffffffffu32 as _);
}