M-Labs
/
HeavyX
6
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity
Next-generation FPGA SoC toolkit
68 Commits
2 Branches
0 Tags
410 KiB
Nix 60.4%
Python 29.9%
Diff 7.1%
Rust 2.4%
RPC 0.2%
 
 
 
 
 
Go to file
Sebastien Bourdeauducq 2c3fc22963 Use riscv32imc for Rust core crate 
Some other crates have issues with riscv32i.
 		2019-06-05 23:06:03 +08:00
compilers Use riscv32imc for Rust core crate 2019-06-05 23:06:03 +08:00
cores minerva: bump 2019-05-25 12:23:17 +08:00
eda nmigen: bump 2019-05-15 18:55:32 +08:00
examples simplesoc_ecp5: disable minerva muldiv 2019-05-13 00:46:52 +08:00
heavycomps add wishbone components 2019-05-02 12:53:08 +08:00
.gitignore add nix-build results to .gitignore 2019-03-25 23:36:52 +08:00
default.nix add ECP5 helloworld 2019-04-26 18:22:23 +08:00
derivations.nix Use riscv32imc for Rust core crate 2019-06-05 23:06:03 +08:00
heavycomps.nix add component library with UART 2019-03-19 16:52:02 +08:00
release.nix add simplesoc_ecp5 to continuous build 2019-05-02 12:54:57 +08:00