M-Labs
/
HeavyX
6
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity
Next-generation FPGA SoC toolkit
23 Commits 2 Branches 0 Tags 412 KiB
Nix 60.4%
Python 29.9%
Diff 7.1%
Rust 2.4%
RPC 0.2%
Go to file
Sebastien Bourdeauducq 0ef16ba90c llvm: use more up-to-date upstream, build for riscv 2019-04-06 21:25:34 +08:00
compilers llvm: use more up-to-date upstream, build for riscv 2019-04-06 21:25:34 +08:00
cores add VexRiscv 2019-04-05 18:58:11 +08:00
eda add VexRiscv 2019-04-05 18:58:11 +08:00
examples minor cleanup 2019-03-25 23:41:22 +08:00
heavycomps add simple test for UART 2019-03-28 19:39:30 +08:00
.gitignore add nix-build results to .gitignore 2019-03-25 23:36:52 +08:00
default.nix style 2019-04-04 23:43:46 +08:00
derivations.nix add rustc (WIP) 2019-04-06 18:23:31 +08:00
heavycomps.nix add component library with UART 2019-03-19 16:52:02 +08:00
release.nix reorganize Nix files to expose lib functions and derivations properly 2019-03-25 16:07:50 +08:00