M-Labs
/
HeavyX
6
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity

simplesoc_ecp5: run simulation longer

This commit is contained in:
Sebastien Bourdeauducq 2019-06-08 23:00:57 +08:00
parent c7bda2b144
commit 328a521632
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
examples/simplesoc_ecp5.py
View File

@ -85,7 +85,7 @@ def main():
vcd_file=open(args.output_file + ".vcd", "w"), vcd_file=open(args.output_file + ".vcd", "w"),
gtkw_file=open(args.output_file + ".gtkw", "w")) as sim: gtkw_file=open(args.output_file + ".gtkw", "w")) as sim:
sim.add_clock(1e-6) sim.add_clock(1e-6)
sim.run_until(100e-6, run_passive=True) sim.run_until(1000e-6, run_passive=True)
else: else:
output = rtlil.convert(Fragment.get(top, None), output = rtlil.convert(Fragment.get(top, None),
ports=(top.clk100, top.led, top.serial_tx)) ports=(top.clk100, top.led, top.serial_tx))