|
compilers
|
compile Rust core crate for riscv32i
|
2019-06-08 21:52:33 +08:00 |
|
cores
|
minerva: bump
|
2019-06-06 18:04:56 +08:00 |
|
eda
|
nmigen: bump
|
2019-06-06 18:11:31 +08:00 |
|
examples
|
simplesoc_ecp5: run simulation longer
|
2019-06-08 23:00:57 +08:00 |
|
firmware
|
also build riscv64 binutils
|
2019-06-08 19:25:38 +08:00 |
|
heavycomps
|
add wishbone components
|
2019-05-02 12:53:08 +08:00 |
|
.gitignore
|
add nix-build results to .gitignore
|
2019-03-25 23:36:52 +08:00 |
|
default.nix
|
compile Rust core crate for riscv32i
|
2019-06-08 21:52:33 +08:00 |
|
heavycomps.nix
|
add component library with UART
|
2019-03-19 16:52:02 +08:00 |
|
overlay.nix
|
Revert "Revert "reinstate riscv32i""
|
2019-06-08 19:31:41 +08:00 |
|
release.nix
|
reorganize
|
2019-06-06 17:25:11 +08:00 |
Sebastien Bourdeauducq
328a521632