HeavyX/derivations.nix

35 lines
1.4 KiB
Nix
Raw Normal View History

{ pkgs }:
2019-04-01 11:05:08 +08:00
rec {
yosys = pkgs.callPackage ./eda/yosys.nix {};
symbiyosys = pkgs.symbiyosys.override { inherit yosys; };
2019-04-01 11:05:08 +08:00
nmigen = pkgs.callPackage ./eda/nmigen.nix { inherit yosys; };
2019-04-04 23:44:07 +08:00
scala-spinalhdl = pkgs.callPackage ./eda/scala-spinalhdl.nix {};
2019-04-01 11:05:08 +08:00
jtagtap = pkgs.callPackage ./cores/jtagtap.nix { inherit nmigen; };
minerva = pkgs.callPackage ./cores/minerva.nix { inherit nmigen; inherit jtagtap; };
2019-04-05 18:58:11 +08:00
vexriscv-small = pkgs.callPackage ./cores/vexriscv.nix {
inherit scala-spinalhdl;
name = "vexriscv-small";
scalaToRun = "vexriscv.demo.GenSmallAndProductive";
};
2019-04-01 11:05:08 +08:00
heavycomps = pkgs.callPackage ./heavycomps.nix { inherit nmigen; };
2019-04-01 11:05:08 +08:00
binutils-riscv = pkgs.callPackage ./compilers/binutils.nix { platform = "riscv32"; };
llvm_7 = pkgs.llvm_7.overrideAttrs(oa: {
2019-05-14 14:07:36 +08:00
name = oa.name + "-riscv";
2019-04-09 00:09:58 +08:00
cmakeFlags = oa.cmakeFlags ++ ["-DLLVM_EXPERIMENTAL_TARGETS_TO_BUILD=RISCV"];
});
2019-04-09 00:48:19 +08:00
rustc = (pkgs.rustc.overrideAttrs(oa: {
2019-05-14 19:15:53 +08:00
name = "${oa.pname}-${oa.version}-riscv";
2019-04-09 00:48:19 +08:00
patches = oa.patches ++ [ ./compilers/rustc-riscv32i.patch ];
2019-06-05 23:05:15 +08:00
configureFlags = oa.configureFlags ++ [ "--enable-lld" ];
})).override {
inherit llvm_7;
pkgsBuildBuild = pkgs.pkgsBuildBuild // { inherit llvm_7; };
pkgsBuildHost = pkgs.pkgsBuildHost // { inherit llvm_7; };
pkgsBuildTarget = pkgs.pkgsBuildTarget // { inherit llvm_7; };
};
2019-04-09 00:48:19 +08:00
rust-riscv32i-crates = pkgs.callPackage ./compilers/rust-riscv32i-crates.nix { inherit rustc; };
}