srenblad/zynq-rs
1
0
Fork 0
forked from M-Labs/zynq-rs
Code Pull Requests Activity

change lateout to out

Browse Source
This commit is contained in:
Simon Renblad 2024-12-30 15:57:53 +08:00
parent c48ec58b9e
commit f6edec89ba
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
libcortex_a9/src/asm.rs
View File

@ -54,7 +54,7 @@ pub unsafe fn enter_critical() -> bool {
let mut cpsr: u32;
asm!(
"mrs {}, cpsr
cpsid i", lateout(reg) cpsr);
cpsid i", out(reg) cpsr);
(cpsr & (1 << 7)) == 0
}