srenblad
/
zynq-rs
forked from M-Labs/zynq-rs
1
0
Fork 0
Code Pull Requests Activity

ddr: delint

This commit is contained in:
Astro 2020-07-06 19:46:18 +02:00
parent f68b5896ce
commit e4e7141bf3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
libboard_zynq/src/ddr/mod.rs
View File

@ -316,7 +316,7 @@ impl DdrRam {
for megabyte in 0..slice.len() / (1024 * 1024) { for megabyte in 0..slice.len() / (1024 * 1024) {
let start = megabyte * 1024 * 1024 / 4; let start = megabyte * 1024 * 1024 / 4;
let end = ((megabyte + 1) * 1024 * 1024 / 4); let end = (megabyte + 1) * 1024 * 1024 / 4;
for b in slice[start..end].iter_mut() { for b in slice[start..end].iter_mut() {
expected.map(|expected| { expected.map(|expected| {
let read: u32 = *b; let read: u32 = *b;