srenblad
/
zynq-rs
forked from M-Labs/zynq-rs
1
0
Fork 0
Code Pull Requests Activity

mmu: switch bufferable=1 (writeback) for DDR pages

This commit is contained in:
Astro 2020-06-14 23:49:17 +02:00
parent 98f5099684
commit aebce435e2
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
libcortex_a9/src/mmu.rs
View File

@ -132,7 +132,7 @@ impl L1Table {
domain: 0b1111, domain: 0b1111,
exec: true, exec: true,
cacheable: true, cacheable: true,
bufferable: false, bufferable: true,
}); });
} }
/* 0x40000000 - 0x7fffffff (FPGA slave0) */ /* 0x40000000 - 0x7fffffff (FPGA slave0) */