forked from M-Labs/artiq
1
0
Fork 0
artiq/soc/artiqlib/rtio
Sebastien Bourdeauducq bf745e53c9 rtio: register FIFO output to improve timing 2014-11-30 10:51:12 +08:00
..
__init__.py soc/rtio: input support 2014-07-25 16:23:35 -06:00
core.py rtio: register FIFO output to improve timing 2014-11-30 10:51:12 +08:00
phy.py rtio/phy: fix input synchronization 2014-11-30 10:50:48 +08:00
rbus.py asynchronous RTIO 2014-11-30 00:13:54 +08:00