|
|
c8039e9dd2
|
doc: update Papilio Pro info
|
2015-04-07 00:09:08 +08:00 |
|
|
|
c591f1a74d
|
targets/ARTIQMiniSoC: support dynamic switching of RTIO clock to XTRIG
|
2014-12-01 18:53:29 +08:00 |
|
|
|
99d530e498
|
targets/ARTIQMiniSoC: remove 2 TTL channels to make room in FPGA
|
2014-12-01 17:31:35 +08:00 |
|
|
|
1f6441948d
|
more TTL channels and larger input FIFOs on Papilio Pro
|
2014-11-30 15:50:57 +08:00 |
|
|
|
8d59f843fb
|
doc/manual: add FPGA board info and TTL line assignments
|
2014-11-21 16:39:22 -08:00 |
|
