forked from M-Labs/artiq
rtio/dma: remove dead/broken code
This commit is contained in:
parent
901be75ba4
commit
f2e0d27334
|
@ -12,9 +12,7 @@ def _reverse_bytes(s, g):
|
|||
|
||||
|
||||
class WishboneReader(Module):
|
||||
def __init__(self, bus=None):
|
||||
if bus is None:
|
||||
bus = wishbone.Interface
|
||||
def __init__(self):
|
||||
self.bus = bus
|
||||
|
||||
aw = len(bus.adr)
|
||||
|
|
Loading…
Reference in New Issue