forked from M-Labs/artiq
1
0
Fork 0

soc/target: use only 8 TTL channels for now

This commit is contained in:
Sebastien Bourdeauducq 2014-07-20 18:38:41 -06:00
parent 9b5c28af82
commit ede3667fd3
1 changed files with 1 additions and 1 deletions

View File

@ -104,6 +104,6 @@ class ARTIQSoC(SDRAMSoC):
self.register_rom(self.spiflash.bus)
self.submodules.leds = gpio.GPIOOut(platform.request("user_led"))
self.submodules.rtio = rtio.RTIO([platform.request("ttl", i) for i in range(16)])
self.submodules.rtio = rtio.RTIO([platform.request("ttl", i) for i in range(8)])
default_subtarget = ARTIQSoC