srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

test/coredevice: use ttl_out for PulseRate (loop is less available)

This commit is contained in:
Sebastien Bourdeauducq 2015-07-29 19:42:43 +08:00
parent c40ae9dbd3
commit b548d50a2f
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/test/coredevice.py
View File

@ -76,7 +76,7 @@ class ClockGeneratorLoopback(EnvExperiment):
class PulseRate(EnvExperiment):
def build(self):
self.attr_device("core")
self.attr_device("loop_out")
self.attr_device("ttl_out")
def set_pulse_rate(self, pulse_rate):
self.set_result("pulse_rate", pulse_rate)
@ -87,7 +87,7 @@ class PulseRate(EnvExperiment):
while True:
try:
for i in range(1000):
self.loop_out.pulse_mu(dt)
self.ttl_out.pulse_mu(dt)
delay_mu(dt)
except RTIOUnderflow:
dt += 1