srenblad/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

shiftreg: fix get method

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2019-12-21 14:17:22 +08:00
parent c3030f4ffb
commit 8759c8d360
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
artiq/coredevice/shiftreg.py
View File

@ -43,7 +43,8 @@ class ShiftReg:
data = 0 data = 0
for i in range(self.n): for i in range(self.n):
data <<= 1 data <<= 1
if self.ser_in.sample_input(): self.ser_in.sample_input()
if self.ser_in.sample_get():
data |= 1 data |= 1
delay(self.dt) delay(self.dt)
self.clk.on() self.clk.on()