forked from M-Labs/artiq
drtio: fix test infinite loop
This commit is contained in:
parent
ad2c9590d0
commit
7d9c7ada71
@ -68,6 +68,10 @@ class DUT(Module):
|
||||
self.submodules.satellite = DRTIOSatellite(
|
||||
self.transceivers.bob, rtio_channels, rx_synchronizer,
|
||||
lane_count=4, fifo_depth=8, fine_ts_width=0)
|
||||
self.satellite.reset.storage.reset = 0
|
||||
self.satellite.reset.storage_full.reset = 0
|
||||
self.satellite.reset_phy.storage.reset = 0
|
||||
self.satellite.reset_phy.storage_full.reset = 0
|
||||
|
||||
|
||||
class OutputsTestbench:
|
||||
|
Loading…
Reference in New Issue
Block a user