srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

soc/target: remap RTIO to avoid conflict with spiflash and ddrphy in MiSoC

This commit is contained in:
Sebastien Bourdeauducq 2014-10-21 18:40:08 +08:00
parent 61a50ee53c
commit 346cca9e90
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
soc/targets/artiq.py
View File

@ -41,7 +41,7 @@ class _TestGen(Module):
class ARTIQMiniSoC(BaseSoC): class ARTIQMiniSoC(BaseSoC):
csr_map = { csr_map = {
"rtio": 10 "rtio": 12
} }
csr_map.update(BaseSoC.csr_map) csr_map.update(BaseSoC.csr_map)