srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

drtio: fix satellite minimum_coarse_timestamp clock domain (#947)

This commit is contained in:
Sebastien Bourdeauducq 2018-03-13 00:20:57 +08:00
parent 999ec40e79
commit 2edf65f57b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/drtio/core.py
View File

@ -97,7 +97,7 @@ class DRTIOSatellite(Module):
enable_spread=False, report_buffer_space=True, enable_spread=False, report_buffer_space=True,
interface=self.rt_packet.cri)) interface=self.rt_packet.cri))
self.comb += self.outputs.coarse_timestamp.eq(coarse_ts) self.comb += self.outputs.coarse_timestamp.eq(coarse_ts)
self.sync += self.outputs.minimum_coarse_timestamp.eq(coarse_ts + 16) self.sync.rtio += self.outputs.minimum_coarse_timestamp.eq(coarse_ts + 16)
self.submodules.inputs = ClockDomainsRenamer("rio")( self.submodules.inputs = ClockDomainsRenamer("rio")(
InputCollector(channels, fine_ts_width, "sync", InputCollector(channels, fine_ts_width, "sync",