forked from M-Labs/artiq
artiqlib -> artiq.gateware
This commit is contained in:
parent
9fad01d967
commit
28bce9ee40
|
@ -0,0 +1,2 @@
|
||||||
|
from artiq.gateware.rtio import phy
|
||||||
|
from artiq.gateware.rtio.core import RTIO
|
|
@ -7,7 +7,7 @@ from migen.genlib.cdc import *
|
||||||
from migen.genlib.fifo import AsyncFIFO
|
from migen.genlib.fifo import AsyncFIFO
|
||||||
from migen.genlib.resetsync import AsyncResetSynchronizer
|
from migen.genlib.resetsync import AsyncResetSynchronizer
|
||||||
|
|
||||||
from artiqlib.rtio.rbus import get_fine_ts_width
|
from artiq.gateware.rtio.rbus import get_fine_ts_width
|
||||||
|
|
||||||
|
|
||||||
class _GrayCodeTransfer(Module):
|
class _GrayCodeTransfer(Module):
|
|
@ -1,7 +1,7 @@
|
||||||
from migen.fhdl.std import *
|
from migen.fhdl.std import *
|
||||||
from migen.genlib.cdc import MultiReg
|
from migen.genlib.cdc import MultiReg
|
||||||
|
|
||||||
from artiqlib.rtio.rbus import create_rbus
|
from artiq.gateware.rtio.rbus import create_rbus
|
||||||
|
|
||||||
|
|
||||||
class SimplePHY(Module):
|
class SimplePHY(Module):
|
|
@ -1,2 +0,0 @@
|
||||||
from artiqlib.rtio import phy
|
|
||||||
from artiqlib.rtio.core import RTIO
|
|
|
@ -6,7 +6,7 @@ from mibuild.generic_platform import *
|
||||||
from misoclib.cpu.peripherals import gpio
|
from misoclib.cpu.peripherals import gpio
|
||||||
from targets.kc705 import BaseSoC
|
from targets.kc705 import BaseSoC
|
||||||
|
|
||||||
from artiqlib import rtio, ad9858
|
from artiq.gateware import rtio, ad9858
|
||||||
|
|
||||||
|
|
||||||
_tester_io = [
|
_tester_io = [
|
||||||
|
|
|
@ -6,7 +6,7 @@ from mibuild.generic_platform import *
|
||||||
from misoclib.cpu.peripherals import gpio
|
from misoclib.cpu.peripherals import gpio
|
||||||
from targets.ppro import BaseSoC
|
from targets.ppro import BaseSoC
|
||||||
|
|
||||||
from artiqlib import rtio, ad9858
|
from artiq.gateware import rtio, ad9858
|
||||||
|
|
||||||
|
|
||||||
_tester_io = [
|
_tester_io = [
|
||||||
|
|
Loading…
Reference in New Issue