srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

targets/kc705: add LED on RTIO

This commit is contained in:
Sebastien Bourdeauducq 2015-04-04 22:07:23 +08:00
parent 833178462d
commit 277e038569
2 changed files with 9 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
examples/master/ddb.pyon
View File

@ -43,6 +43,12 @@
"class": "RTIOOut", "class": "RTIOOut",
"arguments": {"channel": 4} "arguments": {"channel": 4}
}, },
"led": {
"type": "local",
"module": "artiq.coredevice.rtio",
"class": "RTIOOut",
"arguments": {"channel": 18}
},
"dds0": { "dds0": {
"type": "local", "type": "local",

4
soc/targets/artiq_kc705.py
View File

@ -90,7 +90,9 @@ class _ARTIQSoCPeripherals(BaseSoC):
platform.request("ttl_h_tx_en").eq(1) platform.request("ttl_h_tx_en").eq(1)
] ]
rtio_ins = [platform.request("pmt") for i in range(2)] rtio_ins = [platform.request("pmt") for i in range(2)]
rtio_outs = [platform.request("ttl", i) for i in range(16)] + [fud] rtio_outs = [platform.request("ttl", i) for i in range(16)]
rtio_outs.append(platform.request("user_led", 2))
rtio_outs.append(fud)
self.submodules.rtiocrg = _RTIOCRG(platform, self.crg.pll_sys) self.submodules.rtiocrg = _RTIOCRG(platform, self.crg.pll_sys)
self.submodules.rtiophy = rtio.phy.SimplePHY( self.submodules.rtiophy = rtio.phy.SimplePHY(