forked from M-Labs/artiq
1
0
Fork 0
artiq/soc/runtime/dds.c

141 lines
3.7 KiB
C
Raw Normal View History

2014-09-12 15:34:11 +08:00
#include <generated/csr.h>
#include <stdio.h>
2014-08-28 16:56:48 +08:00
2015-05-08 16:51:54 +08:00
#include "exceptions.h"
#include "rtio.h"
2014-08-28 16:56:48 +08:00
#include "dds.h"
#define DURATION_WRITE 5
#define DURATION_INIT (7*DURATION_WRITE) /* not counting FUD */
#define DURATION_PROGRAM (8*DURATION_WRITE) /* not counting FUD */
2014-09-05 12:03:22 +08:00
#define DDS_WRITE(addr, data) do { \
rtio_o_address_write(addr); \
rtio_o_data_write(data); \
rtio_o_timestamp_write(now); \
rtio_write_and_process_status(now, RTIO_DDS_CHANNEL); \
now += DURATION_WRITE; \
} while(0)
2014-08-28 16:56:48 +08:00
2015-05-09 17:11:34 +08:00
void dds_init_all(void)
{
int i;
long long int now;
now = rtio_get_counter() + 10000;
for(i=0;i<DDS_CHANNEL_COUNT;i++) {
dds_init(now, i);
now += DURATION_INIT + DURATION_WRITE; /* + FUD time */
2015-05-09 17:11:34 +08:00
}
while(rtio_get_counter() < now);
}
void dds_init(long long int timestamp, int channel)
2014-08-28 16:56:48 +08:00
{
long long int now;
rtio_chan_sel_write(RTIO_DDS_CHANNEL);
2015-05-09 17:11:34 +08:00
now = timestamp - DURATION_INIT;
DDS_WRITE(DDS_GPIO, channel);
DDS_WRITE(DDS_GPIO, channel | (1 << 7));
DDS_WRITE(DDS_GPIO, channel);
2014-11-21 04:32:56 +08:00
DDS_WRITE(0x00, 0x78);
DDS_WRITE(0x01, 0x00);
DDS_WRITE(0x02, 0x00);
2014-11-21 04:32:56 +08:00
DDS_WRITE(0x03, 0x00);
2015-05-09 17:11:34 +08:00
DDS_WRITE(DDS_FUD, 0);
2014-11-21 04:32:56 +08:00
}
static void dds_set_one(long long int now, long long int ref_time, int channel,
unsigned int ftw, unsigned int pow, int phase_mode)
2014-11-21 04:32:56 +08:00
{
2014-09-05 12:03:22 +08:00
DDS_WRITE(DDS_GPIO, channel);
2014-11-21 04:32:56 +08:00
if(phase_mode == PHASE_MODE_CONTINUOUS)
/* Do not clear phase accumulator on FUD */
DDS_WRITE(0x02, 0x00);
else
/* Clear phase accumulator on FUD */
DDS_WRITE(0x02, 0x40);
2014-09-05 12:03:22 +08:00
DDS_WRITE(DDS_FTW0, ftw & 0xff);
DDS_WRITE(DDS_FTW1, (ftw >> 8) & 0xff);
DDS_WRITE(DDS_FTW2, (ftw >> 16) & 0xff);
DDS_WRITE(DDS_FTW3, (ftw >> 24) & 0xff);
2014-11-21 04:32:56 +08:00
/* We assume that the RTIO clock is DDS SYNCLK */
if(phase_mode == PHASE_MODE_TRACKING)
pow += (ref_time >> RTIO_FINE_TS_WIDTH)*ftw >> 18;
if(phase_mode != PHASE_MODE_CONTINUOUS) {
long long int fud_time;
fud_time = now + 2*DURATION_WRITE;
pow -= ((ref_time - fud_time) >> RTIO_FINE_TS_WIDTH)*ftw >> 18;
}
2014-11-21 04:32:56 +08:00
DDS_WRITE(DDS_POW0, pow & 0xff);
DDS_WRITE(DDS_POW1, (pow >> 8) & 0x3f);
DDS_WRITE(DDS_FUD, 0);
}
2015-05-08 16:51:54 +08:00
struct dds_set_params {
int channel;
unsigned int ftw;
unsigned int pow;
int phase_mode;
};
static int batch_mode;
static int batch_count;
static long long int batch_ref_time;
2015-05-08 16:51:54 +08:00
static struct dds_set_params batch[DDS_MAX_BATCH];
void dds_batch_enter(long long int timestamp)
{
if(batch_mode)
exception_raise(EID_DDS_BATCH_ERROR);
batch_mode = 1;
batch_count = 0;
batch_ref_time = timestamp;
2015-05-08 16:51:54 +08:00
}
void dds_batch_exit(void)
{
long long int now;
2015-05-08 16:51:54 +08:00
int i;
2014-11-21 04:32:56 +08:00
2015-05-08 16:51:54 +08:00
if(!batch_mode)
exception_raise(EID_DDS_BATCH_ERROR);
rtio_chan_sel_write(RTIO_DDS_CHANNEL);
/* + FUD time */
now = batch_ref_time - batch_count*(DURATION_PROGRAM + DURATION_WRITE);
2015-05-08 16:51:54 +08:00
for(i=0;i<batch_count;i++) {
dds_set_one(now, batch_ref_time,
2015-05-08 16:51:54 +08:00
batch[i].channel, batch[i].ftw, batch[i].pow, batch[i].phase_mode);
now += DURATION_PROGRAM + DURATION_WRITE;
2015-05-08 16:51:54 +08:00
}
batch_mode = 0;
}
void dds_set(long long int timestamp, int channel,
unsigned int ftw, unsigned int pow, int phase_mode)
{
if(batch_mode) {
if(batch_count >= DDS_MAX_BATCH)
exception_raise(EID_DDS_BATCH_ERROR);
/* timestamp parameter ignored (determined by batch) */
batch[batch_count].channel = channel;
batch[batch_count].ftw = ftw;
batch[batch_count].pow = pow;
batch[batch_count].phase_mode = phase_mode;
batch_count++;
} else {
rtio_chan_sel_write(RTIO_DDS_CHANNEL);
dds_set_one(timestamp - DURATION_PROGRAM, timestamp, channel, ftw, pow, phase_mode);
}
2014-08-28 16:56:48 +08:00
}