artiq-zynq/src/gateware
mwojcik 5c40115945 make ZC706 RTIO channels consistent with KC705
Reviewed-on: M-Labs/artiq-zynq#147
Co-authored-by: mwojcik <mw@m-labs.hk>
Co-committed-by: mwojcik <mw@m-labs.hk>
2021-10-13 17:20:25 +08:00
..
acpki.py acpki: working 2020-09-09 21:24:49 +08:00
analyzer.py analyzer: report AXI bus errors 2020-07-20 19:51:22 +08:00
dma.py dma: report AXI bus error 2020-07-21 12:47:20 +08:00
drtio_aux_controller.py gateware: add DRTIO 2021-10-08 16:12:30 +08:00
endianness.py dma: fix endianness issues 2020-07-16 17:27:08 +08:00
kasli_soc.py kasli-soc: remove irrelevant comment 2021-10-08 16:13:17 +08:00
test_dma.py dma: fix endianness issues 2020-07-16 17:27:08 +08:00
zc706.py make ZC706 RTIO channels consistent with KC705 2021-10-13 17:20:25 +08:00