forked from M-Labs/zynq-rs
mmu: switch bufferable=1 (writeback) for DDR pages
This commit is contained in:
parent
98f5099684
commit
aebce435e2
|
@ -132,7 +132,7 @@ impl L1Table {
|
||||||
domain: 0b1111,
|
domain: 0b1111,
|
||||||
exec: true,
|
exec: true,
|
||||||
cacheable: true,
|
cacheable: true,
|
||||||
bufferable: false,
|
bufferable: true,
|
||||||
});
|
});
|
||||||
}
|
}
|
||||||
/* 0x40000000 - 0x7fffffff (FPGA slave0) */
|
/* 0x40000000 - 0x7fffffff (FPGA slave0) */
|
||||||
|
|
Loading…
Reference in New Issue