2022-06-12 20:30:00 +08:00
|
|
|
{
|
|
|
|
"board": {
|
|
|
|
"design_settings": {
|
|
|
|
"defaults": {
|
|
|
|
"board_outline_line_width": 0.1,
|
|
|
|
"copper_line_width": 0.2,
|
|
|
|
"copper_text_size_h": 1.5,
|
|
|
|
"copper_text_size_v": 1.5,
|
|
|
|
"copper_text_thickness": 0.3,
|
|
|
|
"other_line_width": 0.15,
|
|
|
|
"silk_line_width": 0.15,
|
|
|
|
"silk_text_size_h": 1.0,
|
|
|
|
"silk_text_size_v": 1.0,
|
|
|
|
"silk_text_thickness": 0.15
|
|
|
|
},
|
|
|
|
"diff_pair_dimensions": [],
|
|
|
|
"drc_exclusions": [],
|
|
|
|
"rules": {
|
|
|
|
"min_copper_edge_clearance": 0.0,
|
|
|
|
"solder_mask_clearance": 0.0,
|
|
|
|
"solder_mask_min_width": 0.0
|
|
|
|
},
|
|
|
|
"track_widths": [],
|
|
|
|
"via_dimensions": []
|
2022-06-13 17:31:04 +08:00
|
|
|
},
|
|
|
|
"layer_presets": []
|
2022-06-12 20:30:00 +08:00
|
|
|
},
|
|
|
|
"boards": [],
|
2022-06-13 17:31:04 +08:00
|
|
|
"cvpcb": {
|
|
|
|
"equivalence_files": []
|
|
|
|
},
|
|
|
|
"erc": {
|
|
|
|
"erc_exclusions": [],
|
|
|
|
"meta": {
|
|
|
|
"version": 0
|
|
|
|
},
|
|
|
|
"pin_map": [
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
2,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
1,
|
|
|
|
2,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
1,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
1,
|
|
|
|
0,
|
|
|
|
2,
|
|
|
|
0,
|
|
|
|
0,
|
|
|
|
2
|
|
|
|
],
|
|
|
|
[
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2,
|
|
|
|
2
|
|
|
|
]
|
|
|
|
],
|
|
|
|
"rule_severities": {
|
|
|
|
"bus_definition_conflict": "error",
|
|
|
|
"bus_entry_needed": "error",
|
|
|
|
"bus_label_syntax": "error",
|
|
|
|
"bus_to_bus_conflict": "error",
|
|
|
|
"bus_to_net_conflict": "error",
|
|
|
|
"different_unit_footprint": "error",
|
|
|
|
"different_unit_net": "error",
|
|
|
|
"duplicate_reference": "error",
|
|
|
|
"duplicate_sheet_names": "error",
|
|
|
|
"extra_units": "error",
|
|
|
|
"global_label_dangling": "warning",
|
|
|
|
"hier_label_mismatch": "error",
|
|
|
|
"label_dangling": "error",
|
|
|
|
"lib_symbol_issues": "warning",
|
|
|
|
"multiple_net_names": "warning",
|
|
|
|
"net_not_bus_member": "warning",
|
|
|
|
"no_connect_connected": "warning",
|
|
|
|
"no_connect_dangling": "warning",
|
|
|
|
"pin_not_connected": "error",
|
|
|
|
"pin_not_driven": "error",
|
|
|
|
"pin_to_pin": "warning",
|
|
|
|
"power_pin_not_driven": "error",
|
|
|
|
"similar_labels": "warning",
|
|
|
|
"unannotated": "error",
|
|
|
|
"unit_value_mismatch": "error",
|
|
|
|
"unresolved_variable": "error",
|
|
|
|
"wire_dangling": "error"
|
|
|
|
}
|
|
|
|
},
|
2022-06-12 20:30:00 +08:00
|
|
|
"libraries": {
|
|
|
|
"pinned_footprint_libs": [],
|
|
|
|
"pinned_symbol_libs": []
|
|
|
|
},
|
|
|
|
"meta": {
|
2022-06-13 17:31:04 +08:00
|
|
|
"filename": "kirdy.kicad_pro",
|
2022-06-12 20:30:00 +08:00
|
|
|
"version": 1
|
|
|
|
},
|
|
|
|
"net_settings": {
|
|
|
|
"classes": [
|
|
|
|
{
|
2022-06-13 17:31:04 +08:00
|
|
|
"bus_width": 12.0,
|
2022-06-12 20:30:00 +08:00
|
|
|
"clearance": 0.2,
|
|
|
|
"diff_pair_gap": 0.25,
|
|
|
|
"diff_pair_via_gap": 0.25,
|
|
|
|
"diff_pair_width": 0.2,
|
2022-06-13 17:31:04 +08:00
|
|
|
"line_style": 0,
|
2022-06-12 20:30:00 +08:00
|
|
|
"microvia_diameter": 0.3,
|
|
|
|
"microvia_drill": 0.1,
|
|
|
|
"name": "Default",
|
2022-06-13 17:31:04 +08:00
|
|
|
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
|
|
|
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
2022-06-12 20:30:00 +08:00
|
|
|
"track_width": 0.25,
|
|
|
|
"via_diameter": 0.8,
|
2022-06-13 17:31:04 +08:00
|
|
|
"via_drill": 0.4,
|
|
|
|
"wire_width": 6.0
|
2022-06-12 20:30:00 +08:00
|
|
|
}
|
|
|
|
],
|
|
|
|
"meta": {
|
2022-06-13 17:31:04 +08:00
|
|
|
"version": 2
|
|
|
|
},
|
|
|
|
"net_colors": null
|
2022-06-12 20:30:00 +08:00
|
|
|
},
|
|
|
|
"pcbnew": {
|
2022-06-13 17:31:04 +08:00
|
|
|
"last_paths": {
|
|
|
|
"gencad": "",
|
|
|
|
"idf": "",
|
|
|
|
"netlist": "",
|
|
|
|
"specctra_dsn": "",
|
|
|
|
"step": "",
|
|
|
|
"vrml": ""
|
|
|
|
},
|
2022-06-12 20:30:00 +08:00
|
|
|
"page_layout_descr_file": ""
|
|
|
|
},
|
2022-06-13 17:31:04 +08:00
|
|
|
"schematic": {
|
|
|
|
"annotate_start_num": 0,
|
|
|
|
"drawing": {
|
|
|
|
"default_line_thickness": 6.0,
|
|
|
|
"default_text_size": 50.0,
|
|
|
|
"field_names": [],
|
|
|
|
"intersheets_ref_own_page": false,
|
|
|
|
"intersheets_ref_prefix": "",
|
|
|
|
"intersheets_ref_short": false,
|
|
|
|
"intersheets_ref_show": false,
|
|
|
|
"intersheets_ref_suffix": "",
|
|
|
|
"junction_size_choice": 3,
|
|
|
|
"label_size_ratio": 0.375,
|
|
|
|
"pin_symbol_size": 25.0,
|
|
|
|
"text_offset_ratio": 0.15
|
|
|
|
},
|
|
|
|
"legacy_lib_dir": "",
|
|
|
|
"legacy_lib_list": [],
|
|
|
|
"meta": {
|
|
|
|
"version": 1
|
|
|
|
},
|
|
|
|
"net_format_name": "",
|
|
|
|
"ngspice": {
|
|
|
|
"fix_include_paths": true,
|
|
|
|
"fix_passive_vals": false,
|
|
|
|
"meta": {
|
|
|
|
"version": 0
|
|
|
|
},
|
|
|
|
"model_mode": 0,
|
|
|
|
"workbook_filename": ""
|
|
|
|
},
|
|
|
|
"page_layout_descr_file": "",
|
|
|
|
"plot_directory": "",
|
|
|
|
"spice_adjust_passive_values": false,
|
|
|
|
"spice_external_command": "spice \"%I\"",
|
|
|
|
"subpart_first_id": 65,
|
|
|
|
"subpart_id_separator": 0
|
|
|
|
},
|
|
|
|
"sheets": [
|
|
|
|
[
|
|
|
|
"88da1dd8-9274-4b55-84fb-90006c9b6e8f",
|
|
|
|
""
|
|
|
|
],
|
|
|
|
[
|
|
|
|
"7fc2620b-bac4-49c0-a276-7d2a46898037",
|
|
|
|
"driveStage"
|
2022-06-13 20:06:17 +08:00
|
|
|
],
|
2022-06-14 16:07:26 +08:00
|
|
|
[
|
|
|
|
"e9afb2cc-7f7f-4cb9-888a-0bfd71b1d070",
|
|
|
|
"MCU"
|
|
|
|
],
|
2022-06-16 18:05:40 +08:00
|
|
|
[
|
|
|
|
"ce1698cd-b99b-406e-8c10-58c1e24b12e9",
|
|
|
|
"analog supply"
|
|
|
|
],
|
2022-06-14 16:07:26 +08:00
|
|
|
[
|
|
|
|
"bda728c0-b189-4e05-8d4f-58a38acf883b",
|
|
|
|
"thermostat"
|
2022-07-02 19:26:18 +08:00
|
|
|
],
|
|
|
|
[
|
|
|
|
"b6f53a06-e1b9-4c20-8fc0-ae2d1ce0191d",
|
|
|
|
"digital supply"
|
2022-06-13 17:31:04 +08:00
|
|
|
]
|
|
|
|
],
|
2022-06-12 20:30:00 +08:00
|
|
|
"text_variables": {}
|
|
|
|
}
|