sinara-hw
/
datasheets
7
1
Fork 3
Code Issues 8 Pull Requests Projects Releases Wiki Activity

Urukul/Mirny: spellchecks, style #65

Merged
sb10q merged 3 commits from architeuthis/datasheets:rf-spellchecks into master 2024-11-16 10:44:25 +08:00
Conversation 0 Commits 3 Files Changed 4 +121 -235
4 changed files with 121 additions and 235 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

236
4410-4412.tex
View File

@ -1,4 +1,4 @@
\include{preamble.tex} \input{preamble.tex}
\graphicspath{{images/4410-4412}{images}} \graphicspath{{images/4410-4412}{images}}
\title{4410/4412 DDS Urukul} \title{4410/4412 DDS Urukul}
@ -13,33 +13,28 @@
\section{Features} \section{Features}
\begin{itemize} \begin{itemize}
\item{4-channel 1GS/s DDS.} \item{4-channel 1GS/s DDS}
\item{Output frequency ranges from \textless 1 to \textgreater 400 MHz.} \item{Output frequency from \textless 1 to \textgreater 400 MHz}
\item{Sub-Hz frequency resolution.} \item{Sub-Hz frequency resolution}
\item{Controlled phase steps.} \item{Controlled phase steps}
\item{Accurate output amplitude control.} \item{Accurate output amplitude control}
\end{itemize} \end{itemize}
\section{Applications} \section{Applications}
\begin{itemize} \begin{itemize}
\item{Dynamic low-noise RF source.} \item{Dynamic low-noise RF source}
\item{Driving RF electrodes in ion traps.} \item{Driving RF electrodes in ion traps}
\item{Driving acousto-optic modulators.} \item{Driving acousto-optic modulators}
\item{Form a laser intensity servo with 5108 Sampler.} \item{Form a laser intensity servo with 5108 Sampler}
\end{itemize} \end{itemize}
\section{General Description} \section{General Description}
The 4410/4412 DDS Urukul card is a 4hp EEM module part of the ARTIQ Sinara family. The 4410/4412 DDS Urukul card is a 4hp EEM module, part of the ARTIQ/Sinara family. It adds frequency generation capabilities to carrier cards such as 1124 Kasli and 1125 Kasli-SoC.
It adds frequency generation capabilities to carrier cards such as 1124 Kasli and 1125 Kasli-SoC.
It provides 4 channels of DDS at 1GS/s. It provides 4 channels of DDS (direct digital synthesis) at 1GS/s. Output frequencies from \textless 1 to \textgreater 400 MHz are supported. The nominal maximum output power of each channel is 10dBm. Each channel can be attenuated from 0 to -31.5 dB by a digital attenuator. RF switches (1ns temporal resolution) on each channel provide 70 dB isolation.
Output frequency from \textless 1 to \textgreater 400 MHz are supported.
The nominal maximum output power of each channel is 10dBm.
Each channel can be attenuated from 0 to -31.5 dB by a digital attenuator.
RF switches (1ns temporal resolution) on each channel provides 70 dB isolation.
4410 DDS Urukul comes with AD9910 chips, while 4412 DDS Urukul comes with AD9912 chips instead.
4410 DDS Urukul features AD9910 chips, while 4412 DDS Urukul features AD9912 chips. AD9912 is capable of higher frequency precision (~8 \textmu Hz) than the AD9910 (~0.25 Hz). The ARTIQ SU-Servo configuration is only available for AD9910.
% Switch to next column % Switch to next column
\vfill\break \vfill\break
@ -276,22 +271,23 @@ RF switches (1ns temporal resolution) on each channel provides 70 dB isolation.
\centering \centering
\includegraphics[height=2.2in]{Urukul_FP.jpg} \includegraphics[height=2.2in]{Urukul_FP.jpg}
\includegraphics[height=2.2in]{photo4410.jpg} \includegraphics[height=2.2in]{photo4410.jpg}
\caption{Urukul Card photo} \caption{Urukul card and front panel}
\end{figure} \end{figure}
% For wide tables, a single column layout is better. It can be switched % For wide tables, a single column layout is better. It can be switched
% page-by-page. % page-by-page.
\onecolumn \onecolumn
\sourcesection{4410/4412 DDS Urukul}{https://github.com/sinara-hw/Urukul/}
\section{Electrical Specifications} \section{Electrical Specifications}
Specifications of parameters are based on the datasheets of the Specifications of parameters are based on the datasheets of the DDS IC
DDS IC(AD9910\footnote{\label{ad9910}https://www.analog.com/media/en/technical-documentation/data-sheets/AD9910.pdf}, (AD9910\footnote{\label{ad9910}\url{https://www.analog.com/media/en/technical-documentation/data-sheets/AD9910.pdf}},
AD9912\footnote{\label{ad9912}https://www.analog.com/media/en/technical-documentation/data-sheets/AD9912.pdf}), AD9912\footnote{\label{ad9912}\url{https://www.analog.com/media/en/technical-documentation/data-sheets/AD9912.pdf}}),
clock buffer IC (Si53312\footnote{\label{clock_buffer}https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/data-sheets/Si53312.pdf}), clock buffer IC (Si53312\footnote{\label{clock_buffer}\url{https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/data-sheets/Si5331x_datasheet.pdf}}),
digital attenuator IC (HMC542BLP4E\footnote{\label{attenuator}https://www.analog.com/media/en/technical-documentation/data-sheets/hmc542b.pdf}), digital attenuator IC (HMC542BLP4E\footnote{\label{attenuator}\url{https://www.analog.com/media/en/technical-documentation/data-sheets/hmc542b.pdf}}), Sinara project information\footnote{\label{urukul_wiki}\url{https://github.com/sinara-hw/Urukul/wiki\#details-specification-and-typical-performance-data}}
various information from Sinara wiki\footnote{\label{urukul_wiki}https://github.com/sinara-hw/Urukul/wiki\#details-specification-and-typical-performance-data} and corresponding test results\footnote{\label{sinara354}\url{https://github.com/sinara-hw/sinara/issues/354\#issuecomment-352859041}}.
and corresponding test results\footnote{\label{sinara354}https://github.com/sinara-hw/sinara/issues/354\#issuecomment-352859041}.
\begin{table}[h] \begin{table}[h]
\centering \centering
\begin{threeparttable} \begin{threeparttable}
@ -332,11 +328,9 @@ and corresponding test results\footnote{\label{sinara354}https://github.com/sina
Resolution & & & & & \\ Resolution & & & & & \\
\hspace{3mm} Frequency\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{urukul_wiki} & & 0.25 & & Hz & AD9910 \\ \hspace{3mm} Frequency\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{urukul_wiki} & & 0.25 & & Hz & AD9910 \\
& & 8 & & $\mu$Hz & AD9912 \\ & & 8 & & $\mu$Hz & AD9912 \\
\hspace{3mm} Phase offset\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{ad9912} & & 16 & & bits & AD9910 \\ \hspace{3mm} Phase offset\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{ad9912} & & 16/14 & & bits & AD9910/AD9912 respectively \\
& & 14 & & bits & AD9912 \\
\hspace{3mm} Digital amplitude\repeatfootnote{ad9910} & & 14 & & bits & AD9910 \\ \hspace{3mm} Digital amplitude\repeatfootnote{ad9910} & & 14 & & bits & AD9910 \\
\hspace{3mm} DAC full scale current\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{ad9912} & & 8 & & bits & AD9910 \\ \hspace{3mm} DAC full scale current\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{ad9912} & & 8/10 & & bits & AD9910/AD9912 respectively \\
& & 10 & & bits & AD9912 \\
\hspace{3mm} Temporal (I/O Update)\repeatfootnote{urukul_wiki} & & 4 & & ns & \\ \hspace{3mm} Temporal (I/O Update)\repeatfootnote{urukul_wiki} & & 4 & & ns & \\
\hspace{3mm} Digital attenuation\repeatfootnote{attenuator} & & 0.5 & & dB & \\ \hspace{3mm} Digital attenuation\repeatfootnote{attenuator} & & 0.5 & & dB & \\
\thickhline \thickhline
@ -344,14 +338,12 @@ and corresponding test results\footnote{\label{sinara354}https://github.com/sina
\end{threeparttable} \end{threeparttable}
\end{table} \end{table}
\newpage The tabulated performance characteristics are produced using the following setup unless otherwise noted:
The tabulated performance characteristics are produced using the following setup unless otherwise noted.
\begin{itemize} \begin{itemize}
\item 100 MHz input clock into SMA, 10 dBm. \item 100 MHz input clock into SMA, 10 dBm
\item Input clock divided by 4. \item Input clock divided by 4
\item PLL with x40 multiplier. \item PLL with x40 multiplier
\item Output frequency at 80 MHz or 81 MHz. \item Output frequency at 80 MHz or 81 MHz
\end{itemize} \end{itemize}
\begin{table}[h] \begin{table}[h]
@ -399,7 +391,7 @@ The tabulated performance characteristics are produced using the following setup
\newpage \newpage
Harmonic content of the DDS signals from 4410 DDS Urukul is tabulated below\footnote{\label{urukul29}https://github.com/sinara-hw/Urukul/issues/29}. An external 125 MHz clock signal were supplied. Harmonic content of the DDS signals from 4410 DDS Urukul is tabulated below\footnote{\label{urukul29}\url{https://github.com/sinara-hw/Urukul/issues/29}}. An external 125 MHz clock signal was supplied.
\newcommand{\ts}{\textsuperscript} \newcommand{\ts}{\textsuperscript}
\newcolumntype{Y}{>{\centering\arraybackslash}X} \newcolumntype{Y}{>{\centering\arraybackslash}X}
@ -552,9 +544,7 @@ Harmonic content of the DDS signals from 4410 DDS Urukul is tabulated below\foot
\newpage \newpage
The RMS voltage of a 4410 DDS Urukul channel at different amplitude scale factor is measured. The RMS voltage of a 4410 DDS Urukul channel at different amplitude scale factors is measured below. The DDS channel is directly connected to an oscilloscope with a 50\textOmega~termination. The reported values are obtained from the oscilloscope.
The DDS channel is directly connected to an oscilloscope with a 50\textOmega~termination.
The reported values are obtained from the oscilloscope.
\begin{multicols}{2} \begin{multicols}{2}
\begin{figure}[H] \begin{figure}[H]
@ -703,7 +693,7 @@ The measured RMS voltage divided by the full scale ideal RMS voltage (i.e. $V_\m
color=blue, color=blue,
mark=square, mark=square,
samples=11, samples=11,
y filter/.code={\pgfmathparse{\pgfmathresult/0.089807*0.1}\pgfmathresult} y filter/.expression={y/0.089807 * 0.1}
] coordinates { ] coordinates {
(0.0, 0) (0.1, 0.089807) (0.2, 0.179723) (0.3, 0.268852) (0.4, 0.354310) (0.5, 0.441055) (0.0, 0) (0.1, 0.089807) (0.2, 0.179723) (0.3, 0.268852) (0.4, 0.354310) (0.5, 0.441055)
(0.6, 0.526386) (0.7, 0.61233) (0.8, 0.69044) (0.9, 0.75856) (1.0, 0.81703) (0.6, 0.526386) (0.7, 0.61233) (0.8, 0.69044) (0.9, 0.75856) (1.0, 0.81703)
@ -713,7 +703,7 @@ The measured RMS voltage divided by the full scale ideal RMS voltage (i.e. $V_\m
color=orange, color=orange,
mark=square, mark=square,
samples=11, samples=11,
y filter/.code={\pgfmathparse{\pgfmathresult/50.0729*0.1}\pgfmathresult} y filter/.expression={y/50.0729 * 0.1}
] coordinates { ] coordinates {
(0, 0) (0.1, 50.0729) (0.2, 100.309) (0.3, 150.996) (0.4, 200.905) (0.5, 250.004) (0, 0) (0.1, 50.0729) (0.2, 100.309) (0.3, 150.996) (0.4, 200.905) (0.5, 250.004)
(0.6, 297.000) (0.7, 345.980) (0.8, 394.391) (0.9, 442.869) (1.0, 490.651) (0.6, 297.000) (0.7, 345.980) (0.8, 394.391) (0.9, 442.869) (1.0, 490.651)
@ -723,7 +713,7 @@ The measured RMS voltage divided by the full scale ideal RMS voltage (i.e. $V_\m
color=green, color=green,
mark=square, mark=square,
samples=11, samples=11,
y filter/.code={\pgfmathparse{\pgfmathresult/28.4696*0.1}\pgfmathresult} y filter/.expression={y/28.4696 * 0.1}
] coordinates { ] coordinates {
(0, 0) (0.1, 28.4696) (0.2, 57.143) (0.3, 85.776) (0.4, 114.694) (0.5, 143.302) (0, 0) (0.1, 28.4696) (0.2, 57.143) (0.3, 85.776) (0.4, 114.694) (0.5, 143.302)
(0.6, 171.911) (0.7, 200.098) (0.8, 227.816) (0.9, 256.321) (1.0, 281.930) (0.6, 171.911) (0.7, 200.098) (0.8, 227.816) (0.9, 256.321) (1.0, 281.930)
@ -733,7 +723,7 @@ The measured RMS voltage divided by the full scale ideal RMS voltage (i.e. $V_\m
color=red, color=red,
mark=square, mark=square,
samples=11, samples=11,
y filter/.code={\pgfmathparse{\pgfmathresult/16.6691*0.1}\pgfmathresult} y filter/.expression={y/16.6691 * 0.1}
] coordinates { ] coordinates {
(0, 0) (0.1, 16.6691) (0.2, 33.3762) (0.3, 49.8844) (0.4, 67.055) (0.5, 83.652) (0, 0) (0.1, 16.6691) (0.2, 33.3762) (0.3, 49.8844) (0.4, 67.055) (0.5, 83.652)
(0.6, 99.970) (0.7, 116.906) (0.8, 133.368) (0.9, 150.839) (1.0, 167.033) (0.6, 99.970) (0.7, 116.906) (0.8, 133.368) (0.9, 150.839) (1.0, 167.033)
@ -786,7 +776,7 @@ The measured RMS voltage divided by the full scale ideal RMS voltage (i.e. $V_\m
\end{multicols} \end{multicols}
\footnotetext{\label{urukul64}https://github.com/sinara-hw/Urukul/issues/64} \footnotetext{\label{urukul64}\url{https://github.com/sinara-hw/Urukul/issues/64}}
\begin{figure}[H] \begin{figure}[H]
\centering \centering
@ -807,61 +797,8 @@ The measured RMS voltage divided by the full scale ideal RMS voltage (i.e. $V_\m
\end{figure} \end{figure}
\newpage \newpage
\section{Configuring Operation Mode}
\section{Front Panel Drawings} Mode of operation is specified by a DIP switch. The DIP switch can be found at the top right corner of the card. The following table summarizes the required setting for each mode.
\begin{multicols}{2}
\begin{center}
\centering
\includegraphics[height=3in]{dds_drawings.pdf}
\captionof{figure}{4410 DDS Urukul front panel drawings}
\end{center}
\begin{center}
\captionof{table}{Bill of Material (Standalone)}
\tiny
\begin{tabular}{|c|c|c|c|}
\hline
Index & Part No. & Qty & Description \\ \hline
1 & 90498177 & 1 & FRONT PANEL 3U 4HP PIU TYPE2 \\ \hline
2 & 3020716 & 0.02 & SLEEVE GREY PLAS.M2.5 (100PCS) \\ \hline
3 & 3218843 & 2 & FP-ALIGNMENT PIN (LOCALIZATION) \\ \hline
\end{tabular}
\end{center}
\columnbreak
\begin{center}
\centering
\includegraphics[height=3in]{dds_assembly.pdf}
\captionof{figure}{4410 DDS Urukul front panel assembly}
\end{center}
\begin{center}
\captionof{table}{Bill of Material (Assembled)}
\tiny
\begin{tabular}{|c|c|c|c|}
\hline
Index & Part No. & Qty & Description \\ \hline
1 & 90498177 & 1 & FP-LYKJ 3U4HP PANEL \\ \hline
2 & 3001012 & 2 & SCR M2.5*6 PAN PHL NI DIN7985 \\ \hline
3 & 3010110 & 0.02 & WASHER PLN.M2.7 DIN125 (100X) \\ \hline
4 & 3010124 & 0.1 & EMC GASKET FABRIC 3U (10PCS) \\ \hline
5 & 3033098 & 0.02 & SCREW COLLAR M2.5X12.3 (100X) \\ \hline
6 & 3040012 & 1 & HANDLE 4HP GREY PLASTIC \\ \hline
7 & 3040138 & 2 & PB HOLDER DIE-CAST \\ \hline
8 & 3201099 & 0.01 & SCR M2.5*8 OVL PHL ST NI 100EA \\ \hline
9 & 3207075 & 0.01 & SCR M2.5*12 PAN 100 21101-221 \\ \hline
\end{tabular}
\end{center}
\end{multicols}
\newpage
\section{Urukul Mode Configurations}
Mode of operation is specified by a DIP switch.
The DIP switch can be found at the top right corner of the card.
The following table summarizes the required setting for each mode.
\ding{51} indicates ON, while \ding{53} indicates OFF. \ding{51} indicates ON, while \ding{53} indicates OFF.
\begin{multicols}{2} \begin{multicols}{2}
@ -887,47 +824,37 @@ The following table summarizes the required setting for each mode.
\end{multicols} \end{multicols}
\section{Urukul 1-EEM/2-EEM Modes} \section{Urukul Single-/Double-EEM Modes}
4410/4412 DDS Urukul can operate with either 1 or 2 EEM connections.
It is in 1-EEM mode when only EEM0 is connected, 2-EEM mode when both EEM0 \& EEM1 are connected.
2-EEM mode provides these additional features in comparison to 1-EEM mode.
\begin{itemize}
\item 1 ns temporal resolution RF switches \\
Without EEM1, the only way to access the switches is through the CPLD using SPI. \\
With EEM1, RF switches can be controlled as a TTL output through the LVDS transceiver.
1 ns temporal resolution is achieved using the ARTIQ RTIO system.
\item SU-Servo (4410 DDS Urukul feature) \\ 4410/4412 DDS Urukul cards can operate with either a single or double EEM connections. When only EEM0 is connected, the card will act in single-EEM mode; when both EEM0 and EEM1 are connected, the card will act in double-EEM mode. 2-EEM mode when both EEM0 \& EEM1 are connected. Double-EEM mode provides these additional features in comparison to single-EEM mode:
SU-Servo requires both EEM0 \& EEM1 to control multiple DDS channels simultaneously using the QSPI interface. \begin{itemize}
\item \textbf{1 ns temporal resolution RF switches} \\
Without EEM1, the only way to access the switches is through the CPLD, using SPI. \\
With EEM1, RF switches can be controlled as a TTL output through the LVDS transceiver. 1 ns temporal resolution can then be achieved using the ARTIQ RTIO system.
\item \textbf{SU-Servo (4410 DDS Urukul feature)} \\
SU-Servo requires both EEM0 \& EEM1 to allow the control of multiple DDS channels simultaneously using the QSPI interface.
\end{itemize} \end{itemize}
\newpage \newpage
\section{Example ARTIQ code} \codesection{4410/4412 DDS Urukul}
The sections below demonstrate simple usage scenarios of the 4410/4412 DDS Urukul card with the ARTIQ control system.
They do not exhaustively demonstrate all the features of the ARTIQ system.
The full documentation for the ARTIQ software and gateware is available at \url{https://m-labs.hk}.
\subsection{10 MHz Sinusoidal Wave} \subsection{10 MHz sinusoidal wave}
Generate a 10MHz sinusoid from RF0 with full scale amplitude, attenuated by 6 dB. Generates a 10MHz sinusoid from RF0 with full scale amplitude, attenuated by 6 dB. Both the CPLD and the DDS channels should be initialized. By default, AD9910 single-tone profiles are programmed to profile 7.
Both the CPLD and the DDS channels should be initialized.
By default, AD9910 single-tone profiles are programmed to profile 7.
\inputcolorboxminted{firstline=11,lastline=18}{examples/dds.py} \inputcolorboxminted{firstline=11,lastline=18}{examples/dds.py}
If the synchronization feature of AD9910 was enabled, RF signal across different channels of the same Urukul can be synchronized. If the synchronization feature of AD9910 is enabled, RF signal across different channels of the same Urukul can be synchronized. For example, phase-coherent RF signal can be produced on both channel 0 and channel 1 after configuring an appropriate phase mode.
For example, phase-coherent RF signal can be produced on both channel 0 and channel 1 after configuring an appropriate phase mode.
\inputcolorboxminted{firstline=28,lastline=43}{examples/dds.py} \inputcolorboxminted{firstline=28,lastline=43}{examples/dds.py}
Note that the phase difference between the 2 channels might not be exactly 0.25 turns, but it is a constant. Note that the phase difference between the 2 channels might not be exactly 0.25 turns, but it is a constant. It can be negated by adjusting the \texttt{phase} parameter.
It can be negated by adjusting the \texttt{phase} parameter.
\newpage \newpage
\subsection{Periodic RF pulse (AD9910 Only)} \subsection{Periodic RF pulse (AD9910 Only)}
This examples demonstrates that the RF signal can be modulated by amplitude using the RAM modulation feature of AD9910. This example demonstrates that the RF signal can be modulated by amplitude using the RAM modulation feature of the AD9910. By default, RAM profiles are programmed to profile 0.
By default, RAM profiles are programmed to profile 0.
\inputcolorboxminted{firstline=53,lastline=91}{examples/dds.py} \inputcolorboxminted{firstline=53,lastline=91}{examples/dds.py}
@ -939,8 +866,7 @@ The generated RF output of the above example consists of the following features
\item No signal for 3 microseconds. \item No signal for 3 microseconds.
\item Go back to item 1. \item Go back to item 1.
\end{enumerate} \end{enumerate}
The expected waveform is plotted on the following figure. The expected waveform is plotted on the following figure. Note that phase of the RF pulses may drift gradually.
Note that phase of the RF pulses may drift gradually.
Urukul was operated with a 50$\Omega$ termination to produce the waveform. Urukul was operated with a 50$\Omega$ termination to produce the waveform.
\begin{tikzpicture}[ \begin{tikzpicture}[
@ -948,7 +874,7 @@ Urukul was operated with a 50$\Omega$ termination to produce the waveform.
func(\x)= (\x<0) * (0) + func(\x)= (\x<0) * (0) +
and(\x>=0, \x<2) * (0.42*cos(deg(10*pi*\x))) + and(\x>=0, \x<2) * (0.42*cos(deg(10*pi*\x))) +
and(\x>=2, \x<3) * (0) + and(\x>=2, \x<3) * (0) +
and(\x>=3, \x<4) * (0.42*cos(deg(10*pi*\x)))) + and(\x>=3, \x<4) * (0.42*cos(deg(10*pi*\x))) +
and(\x>=4, \x<7) * (0) + and(\x>=4, \x<7) * (0) +
and(\x>=7, \x<7.5) * (0.42*cos(deg(10*pi*\x))); and(\x>=7, \x<7.5) * (0.42*cos(deg(10*pi*\x)));
} }
@ -973,15 +899,12 @@ Urukul was operated with a 50$\Omega$ termination to produce the waveform.
\end{axis} \end{axis}
\end{tikzpicture} \end{tikzpicture}
\subsection{Simple Amplitude Ramp (AD9910 Only)} \subsection{Simple amplitude ramp (AD9910 only)}
An amplitude ramp of an RF signal can be generated by modifying the \texttt{self.amp} array in the previous example. An amplitude ramp of an RF signal can be generated by modifying the \texttt{self.amp} array in the previous example.
\inputcolorboxminted{firstline=95,lastline=98}{examples/dds.py} \inputcolorboxminted{firstline=95,lastline=98}{examples/dds.py}
The generated RF output has an incrementing amplitude scale factor (ASF), increasing by 0.1 at every microsecond. The generated RF output has an incrementing amplitude scale factor (ASF), increasing by 0.1 at every microsecond. Once the ASF reaches 1.0, it drops back to 0.0 at the next microsecond. The expected waveform over 1 cycle is plotted on the following figure. Note that phase of the RF pulses may drift gradually.
Once the ASF reaches 1.0, it drops back to 0.0 at the next microsecond.
The expected waveform over 1 cycle is plotted on the following figure.
Note that phase of the RF pulses may drift gradually.
Urukul was operated with a 50$\Omega$ termination to produce the waveform. Urukul was operated with a 50$\Omega$ termination to produce the waveform.
\begin{tikzpicture}[ \begin{tikzpicture}[
@ -1023,26 +946,23 @@ Urukul was operated with a 50$\Omega$ termination to produce the waveform.
\newpage \newpage
\subsection{RAM Synchronization (AD9910 Only)} \subsection{RAM synchronization (AD9910 only)}
Multiple RAM channels can also be synchronized. Multiple RAM channels can also be synchronized. Similar to the 10 MHz single-tone RF signals, specify \texttt{phase} when calling \texttt{dds.set()} in \texttt{configure\char`_ram\char`_mode}. For example, set phase to 0 for the channels (\texttt{phase=0.0}):
Similar to the 10 MHz single-tone RF signals, specify \texttt{phase} when calling \texttt{dds.set()} in \texttt{configure\char`_ram\char`_mode}.
For example, set phase to 0 for the channels (\texttt{phase=0.0}).
\inputcolorboxminted{firstline=116,lastline=116}{examples/dds.py} \inputcolorboxminted{firstline=116,lastline=116}{examples/dds.py}
Then, replace the \texttt{run()} function with the following. Then, replace the \texttt{run()} function with the following:
\inputcolorboxminted{firstline=122,lastline=134}{examples/dds.py} \inputcolorboxminted{firstline=122,lastline=134}{examples/dds.py}
Two phase-coherent RF signal with the same waveform as the previous figure (from either RAM examples) should be generated. Two phase-coherent RF signal with the same waveform as the previous figure (from either RAM examples) should be generated.
\subsection{Voltage-controlled DDS Amplitude (SU-Servo Only)} \subsection{Voltage-controlled DDS amplitude (SU-Servo only)}
The SU-Servo feature can be enabled by integrating the 4410 DDS Urukul with a 5108 Sampler. The SU-Servo feature can be enabled by integrating the 4410 DDS Urukul with a 5108 Sampler. Amplitude of the DDS output can be controlled by the ADC input of the Sampler through PI control, characterised by the following transfer function:
Amplitude of the DDS output can be controlled by the ADC input of the Sampler through PI control, characterised by the following transfer function.
\[H(s)=k_p+\frac{k_i}{s+\frac{k_i}{g}}\] \[H(s)=k_p+\frac{k_i}{s+\frac{k_i}{g}}\]
In the following example, the amplitude of DDS is proportional to the ADC input from Sampler.
First, initialize the RTIO, SU-Servo and its channel. In the following example, the amplitude of DDS is proportional to the ADC input from Sampler. First, initialize the RTIO, SU-Servo and its channel. Note that the programmable gain of the Sampler is $10^0=1$ and the input range is [-10V, 10V].
Note that the programmable gain of the Sampler is $10^0=1$, the input range is [-10V, 10V].
\inputcolorboxminted{firstline=10,lastline=17}{examples/suservo.py} \inputcolorboxminted{firstline=10,lastline=17}{examples/suservo.py}
@ -1055,17 +975,13 @@ When input voltage $\geq$ offset voltage, the DDS output amplitude is 0.
\inputcolorboxminted{firstline=26,lastline=30}{examples/suservo.py} \inputcolorboxminted{firstline=26,lastline=30}{examples/suservo.py}
SU-Servo encodes the ADC voltage in a linear scale [-1, 1]. SU-Servo encodes the ADC voltage in a linear scale [-1, 1]. Therefore, 3V is converted to 0.3. Note that the ASF of all DDS channels are capped at 1.0 and the amplitude clips when ADC input $\leq -7V$ with the above IIR filter.
Therefore, 3V is converted to 0.3.
Note that the ASF of all DDS channels are capped at 1.0, the amplitude clips when ADC input $\leq -7V$ with the above IIR filter.
Finally, enable the SU-Servo channel with the IIR filter programmed beforehand. Finally, enable the SU-Servo channel with the IIR filter programmed beforehand:
\inputcolorboxminted{firstline=32,lastline=33}{examples/suservo.py} \inputcolorboxminted{firstline=32,lastline=33}{examples/suservo.py}
A 10 MHz DDS signal is generated from the example above, with amplitude controllable by ADC. A 10 MHz DDS signal is generated from the example above, with amplitude controllable by ADC. The RMS voltage of the DDS channel against the ADC voltage is plotted. The DDS channel is terminated with 50\textOmega.
The RMS voltage of the DDS channel against the ADC voltage is plotted.
The DDS channel is terminated with 50\textOmega.
\begin{center} \begin{center}
\begin{tikzpicture}[ \begin{tikzpicture}[
@ -1098,20 +1014,10 @@ The DDS channel is terminated with 50\textOmega.
\end{tikzpicture} \end{tikzpicture}
\end{center} \end{center}
DDS signal should be attenuated. DDS signal should be attenuated. High output power affects the linearity due to the 1 dB compression point of the amplifier at 13 dBm output power. 15 dB attenuation at the digital attenuator was applied in this example.
High output power affects the linearity due to the 1 dB compression point of the amplifier at 13 dBm output power.
15 dB attenuation at the digital attenuator was applied in this example.
\section{Ordering Information} \ordersection{4410/4412 DDS Urukul}
To order, please visit \url{https://m-labs.hk} and select the 4410 DDS Urukul in the ARTIQ Sinara crate configuration tool.
The default chip is AD9910 (4410 DDS Urukul), which supports more features.
If you need the higher frequency resolution of the AD9912 (4412 DDS Urukul), leave us a note when placing the order.
To enable SU-Servo feature between 4410 Urukul and 5108 Sampler, specify that SU-Servo is to be integrated into the gateware when placing the order.
The cards may also be ordered separately by writing to \url{mailto:sales@m-labs.hk}.
\section*{} \finalfootnote
\vspace*{\fill}
\input{footnote.tex}
\end{document} \end{document}

92
4456.tex
View File

@ -1,4 +1,4 @@
\include{preamble.tex} \input{preamble.tex}
\graphicspath{{images/4456}{images}} \graphicspath{{images/4456}{images}}
\title{4456 Synthesizer Mirny} \title{4456 Synthesizer Mirny}
@ -13,31 +13,28 @@
\section{Features} \section{Features}
\begin{itemize} \begin{itemize}
\item{4-channel VCO/PLL.} \item{4-channel VCO/PLL}
\item{Output frequency ranges from 53 MHz to \textgreater 4 GHz.} \item{Output frequency ranges from 53 MHz to \textgreater 4 GHz}
\item{Up to 13.6 GHz with Almazny mezzanine.} \item{Up to 13.6 GHz with Almazny mezzanine}
\item{Higher frequency resolution than Urukul.} \item{Higher frequency resolution than Urukul}
\item{Lower jitter and phase noise.} \item{Lower jitter and phase noise}
\item{Large frequency changes take several milliseconds.} \item{Large frequency changes take several milliseconds}
\end{itemize} \end{itemize}
\section{Applications} \section{Applications}
\begin{itemize} \begin{itemize}
\item{Low-noise microwave source.} \item{Low-noise microwave source}
\item{Quantum state control.} \item{Quantum state control}
\item{Driving acousto/electro-optic modulators.} \item{Driving acousto/electro-optic modulators}
\end{itemize} \end{itemize}
\section{General Description} \section{General Description}
The 4456 Synthesizer Mirny card is a 4hp EEM module part of the ARTIQ Sinara family. The 4456 Synthesizer Mirny card is a 4hp EEM module, part of the ARTIQ/Sinara family. It adds microwave generation capabilities to carrier cards such as 1124 Kasli and 1125 Kasli-SoC.
It adds microwave generation capabilities to carrier cards such as 1124 Kasli and 1125 Kasli-SoC.
It provides 4 channels of PLL frequency synthesis. It provides 4 channels of PLL frequency synthesis. Output frequencies from 53 MHz to \textgreater 4 GHz are supported.The range can be expanded up to 13.6 GHz with the Almazny mezzanine (4467 HF Synthesizer).
Output frequency from 53 MHz to \textgreater 4 GHz are supported.
The range can be expanded up to 13.6 GHz with Almazny mezzanine. Each channel can be attenuated from 0 to -31.5 dB by a digital attenuator. RF switches on each channel provides at least 50 dB isolation.
Each channel can be attenuated from 0 to -31.5 dB by a digital attenuator.
RF switches on each channel provides at least 50 dB isolation.
% Switch to next column % Switch to next column
@ -278,22 +275,24 @@ RF switches on each channel provides at least 50 dB isolation.
\begin{figure}[hbt!] \begin{figure}[hbt!]
\centering \centering
\includegraphics[height=2in]{Mirny_FP.pdf}
\includegraphics[height=2in]{photo4456.jpg} \includegraphics[height=2in]{photo4456.jpg}
\caption{Mirny Card photo} \includegraphics[height=3in, angle=90]{Mirny_FP.pdf}
\caption{Mirny card and front panel}
\end{figure} \end{figure}
% For wide tables, a single column layout is better. It can be switched % For wide tables, a single column layout is better. It can be switched
% page-by-page. % page-by-page.
\onecolumn \onecolumn
\sourcesection{4456 Synthesizer Mirny}{https://github.com/sinara-hw/mirny}
\section{Electrical Specifications} \section{Electrical Specifications}
Specifications of parameters are based on the datasheets of the Specifications of parameters are based on the datasheets of the PLL IC
PLL IC(ADF5356\footnote{\label{adf5356}https://www.analog.com/media/en/technical-documentation/data-sheets/ADF5356.pdf}), (ADF5356\footnote{\label{adf5356}\url{https://www.analog.com/media/en/technical-documentation/data-sheets/ADF5356.pdf}}),
clock buffer IC (Si53340-B-GM\footnote{\label{clock_buffer}https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/data-sheets/si5334x-datasheet.pdf}), clock buffer IC (Si53340-B-GM\footnote{\label{clock_buffer}\url{https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/data-sheets/si5334x-datasheet.pdf}}),
digital attenuator IC (HMC542BLP4E\footnote{\label{attenuator}https://www.analog.com/media/en/technical-documentation/data-sheets/hmc542b.pdf}). and digital attenuator IC (HMC542BLP4E\footnote{\label{attenuator}\url{https://www.analog.com/media/en/technical-documentation/data-sheets/hmc542b.pdf}}).
Test results are from the Krzysztof Belewicz's thesis ``Microwave synthesizer for driving ion traps in quantum computing"\footnote{\label{mirny_thesis}https://m-labs.hk/Krzysztof\_Belewicz\_V1.1.pdf}. Test results are from Krzysztof Belewicz's thesis. "Microwave synthesizer for driving ion traps in quantum computing"\footnote{\label{mirny_thesis}\url{https://m-labs.hk/Krzysztof\_Belewicz\_V1.1.pdf}}.
\begin{table}[h] \begin{table}[h]
\centering \centering
@ -342,16 +341,12 @@ Test results are from the Krzysztof Belewicz's thesis ``Microwave synthesizer fo
\newpage \newpage
Phase noise performance of Mirny was tested using the ADF4351 evaluation kit\repeatfootnote{mirny_thesis}. Phase noise performance of Mirny was tested using the ADF4351 evaluation kit\repeatfootnote{mirny_thesis}. The SPI signal was driven by the evaluation kit, converted into LVDS signal by propagating through the DIO-tester card, finally arriving at the Mirny card. Mirny was then connected to the RSA5100A spectrum analyzer for measurement.
The SPI signal is driven by the evaluation kit, converted into LVDS signal by propagating through the DIO-tester card, finally arriving at the Mirny card.
Mirny is then connected to the RSA5100A spectrum analyzer for measurement.
Noise response spike can be improved by inserting an additional common-mode choke between the power supply and Mirny. Noise response spike can be improved by inserting an additional common-mode choke between the power supply and Mirny; note that this common-mode choke is not present on the card itself. The following is a comparison between the two setups at 1 GHz output:
Note that the common-mode choke is not present on the Mirny card.
The following is a comparison between 2 setups at 1 GHz output:
\begin{itemize} \begin{itemize}
\item Red: Before any modifications \item Red: Before any modifications
\item Blue: Adding a CM choke with an 100 \textmu F capacitor after the CM choke \item Blue: CM choke added with an 100 \textmu F capacitor after the CM choke
\end{itemize} \end{itemize}
\begin{figure}[H] \begin{figure}[H]
@ -360,7 +355,7 @@ The following is a comparison between 2 setups at 1 GHz output:
\caption{Phase noise measurement at 1 GHz} \caption{Phase noise measurement at 1 GHz}
\end{figure} \end{figure}
Phase noise at different output frequencies are then measured. Phase noise at different output frequencies is then measured:
\newcolumntype{Y}{>{\centering\arraybackslash}X} \newcolumntype{Y}{>{\centering\arraybackslash}X}
@ -396,22 +391,15 @@ Phase noise at different output frequencies are then measured.
\caption{Phase noise measurement} \caption{Phase noise measurement}
\end{figure} \end{figure}
\newpage \codesection{4456 Synthesizer Mirny}
\section{Example ARTIQ code} \subsection{1 GHz sinusoidal wave}
The sections below demonstrate simple usage scenarios of the 4456 Synthesizer Mirny card with the ARTIQ control system. Generates a 1 GHz sinusoid from RF0 with full scale amplitude, attenuated by 12 dB. Both the CPLD and the PLL channels should be initialized.
They do not exhaustively demonstrate all the features of the ARTIQ system.
The full documentation for the ARTIQ software and gateware is available at \url{https://m-labs.hk}.
\subsection{1 GHz Sinusoidal Wave}
Generate a 1 GHz sinusoid from RF0 with full scale amplitude, attenuated by 12 dB.
Both the CPLD and the PLL channels should be initialized.
\inputcolorboxminted{firstline=10,lastline=17}{examples/pll.py} \inputcolorboxminted{firstline=10,lastline=17}{examples/pll.py}
\subsection{ADF5356 Power Control} \subsection{ADF5356 power control}
Output power can be controlled be configuring the PLL channels individually, in addition to the digital attenuators. Output power can be controlled be configuring the PLL channels individually in addition to the digital attenuators. After initialization of the PLL channel (ADF5356), the following line of code can change the output power level:
After initialization of the PLL channel (ADF5356), the following line of code can change the output power level.
\inputcolorboxminted{firstline=28,lastline=28}{examples/pll.py} \inputcolorboxminted{firstline=28,lastline=28}{examples/pll.py}
@ -429,25 +417,17 @@ The parameter corresponds to a specific change of output power according to the
\end{tabular} \end{tabular}
\end{center} \end{center}
ADF5356 gives +5 dBm by default. The stored parameter in ADF5356 can be read using the folowing line. ADF5356 gives +5 dBm by default. The stored parameter in ADF5356 can be read using the following line"
\inputcolorboxminted{firstline=29,lastline=29}{examples/pll.py} \inputcolorboxminted{firstline=29,lastline=29}{examples/pll.py}
\newpage
\subsection{Periodic 100\textmu s pulses} \subsection{Periodic 100\textmu s pulses}
The output can be toggled on and off periodically using the RF switches. The output can be toggled on and off periodically using the RF switches. The following code emits a 100\textmu s pulse in every millisecond. A microwave signal should be programmed in prior (such as the 1 GHz wave example).
The following code emits a 100\textmu s pulse in every millisecond.
A microwave signal should be programmed in prior (such as the 1 GHz wave example).
\inputcolorboxminted{firstline=42,lastline=44}{examples/pll.py} \inputcolorboxminted{firstline=42,lastline=44}{examples/pll.py}
\section{Ordering Information} \ordersection{4456 Synthesizer Mirny}
To order, please visit \url{https://m-labs.hk} and select the 4456 Synthesizer Mirny in the ARTIQ Sinara crate configuration tool.
The cards may also be ordered separately by writing to \url{mailto:sales@m-labs.hk}.
\section*{} \finalfootnote
\vspace*{\fill}
\input{footnote.tex}
\end{document} \end{document}

BIN
images/4410-4412/dds_assembly.pdf
View File

Binary file not shown.

BIN
images/4410-4412/dds_drawings.pdf
View File

Binary file not shown.