sinara-hw
/
datasheets
7
1
Fork 3
Code Issues 8 Pull Requests Projects Releases Wiki Activity

4456: remove mention to cpld cfg on rf_sw 

As communication to ALmazny mezzanine does not use bitbang anymore, there is very little value for routing LVDS signal.
Also, MUXOUT readout from ADF5356 has an easily understandable API available.
So there should not be any reasons to use EEM[4:8] for anything other than controlling RF switches.
This commit is contained in:
occheung 2022-02-07 14:28:03 +08:00
parent 2ca8632582
commit d622423675
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
4456.tex
View File

@ -468,8 +468,6 @@ A microwave signal should be programmed in prior (such as the 1 GHz wave example
\inputcolorboxminted{firstline=42,lastline=44}{examples/pll.py} \inputcolorboxminted{firstline=42,lastline=44}{examples/pll.py}
Enabling the datapath to the Almazny mezzanine in the CPLD configuration register will relegate the switch control to CPLD register access.
\section{Ordering Information} \section{Ordering Information}
To order, please visit \url{https://m-labs.hk} and select the 4456 Synthesizer Mirny in the ARTIQ Sinara crate configuration tool. To order, please visit \url{https://m-labs.hk} and select the 4456 Synthesizer Mirny in the ARTIQ Sinara crate configuration tool.
The cards may also be ordered separately by writing to \url{mailto:sales@m-labs.hk}. The cards may also be ordered separately by writing to \url{mailto:sales@m-labs.hk}.