sinara-hw
/
datasheets
7
1
Fork 1
Code Issues 7 Pull Requests 1 Projects Releases Wiki Activity

4410-4412: remove symbol column except for test characteristics

nix_fix
occheung 2022-01-19 12:39:20 +08:00
parent ce563bdcf1
commit 73714d0028
1 changed files with 27 additions and 25 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

52
4410-4412.tex
View File

@ -319,50 +319,52 @@ digital attenuator IC (HMC542BLP4E\footnote{\label{attenuator}https://www.analog
various information from Sinara wiki\footnote{\label{urukul_wiki}https://github.com/sinara-hw/Urukul/wiki\#details-specification-and-typical-performance-data}
and corresponding test results\footnote{\label{sinara354}https://github.com/sinara-hw/sinara/issues/354\#issuecomment-352859041}.
\begin{table}[h]
\centering
\begin{threeparttable}
\caption{Recommended Operating Conditions}
\begin{tabularx}{\textwidth}{l | c | c c c | c | X}
\begin{tabularx}{0.9\textwidth}{l | c c c | c | X}
\thickhline
\textbf{Parameter} & \textbf{Symbol} & \textbf{Min.} & \textbf{Typ.} & \textbf{Max.} &
\textbf{Parameter} & \textbf{Min.} & \textbf{Typ.} & \textbf{Max.} &
\textbf{Unit} & \textbf{Conditions} \\
\hline
Clock input & & & & & &\\
\hspace{3mm} Input frequency\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{ad9912} & $f_{clk}$ & 10 & & 1000 & MHz & PLL disabled \\
& & 3.2 & & 60 & MHz & AD9910, PLL enabled, no clock division \\
& & 12.8 & & 240 & MHz & AD9910, PLL enabled, 4x clock division \\
& & 11 & & 200 & MHz & AD9912, PLL enabled, no clock division \\
& & 44 & & 800 & MHz & AD9912, PLL enabled, 4x clock division \\
\hspace{3mm} Nominal input power\repeatfootnote{clock_buffer} & $P_{in}$ & & 10 & & dBm & \\
Clock input & & & & &\\
\hspace{3mm} Input frequency\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{ad9912} & 10 & & 1000 & MHz & PLL disabled \\
& 3.2 & & 60 & MHz & AD9910, PLL enabled, no clock division \\
& 12.8 & & 240 & MHz & AD9910, PLL enabled, 4x clock division \\
& 11 & & 200 & MHz & AD9912, PLL enabled, no clock division \\
& 44 & & 800 & MHz & AD9912, PLL enabled, 4x clock division \\
\hspace{3mm} Nominal input power\repeatfootnote{clock_buffer} & & 10 & & dBm & \\
\thickhline
\end{tabularx}
\end{threeparttable}
\end{table}
\begin{table}[h]
\centering
\begin{threeparttable}
\caption{RF Output Specifications}
\begin{tabularx}{\textwidth}{l | c | c c c | c | X}
\begin{tabularx}{0.9\textwidth}{l | c c c | c | X}
\thickhline
\textbf{Parameter} & \textbf{Symbol} & \textbf{Min.} & \textbf{Typ.} & \textbf{Max.} &
\textbf{Parameter} & \textbf{Min.} & \textbf{Typ.} & \textbf{Max.} &
\textbf{Unit} & \textbf{Conditions} \\
\hline
Low frequency power\repeatfootnote{sinara354} & $P(f)$ & & & -20 & dBm & 100 kHz output \\
& & & & 10 & dBm & 1 MHz output \\
Low frequency power\repeatfootnote{sinara354} & & & -20 & dBm & 100 kHz output \\
& & & 10 & dBm & 1 MHz output \\
\hline
Frequency\repeatfootnote{urukul_wiki} & $f_{out}$ & 1 & & 400 & MHz & \\
Frequency\repeatfootnote{urukul_wiki} & 1 & & 400 & MHz & \\
\hline
Digital attenuation\repeatfootnote{attenuator} & & -31.5 & & 0 & dB & \\
Digital attenuation\repeatfootnote{attenuator} & -31.5 & & 0 & dB & \\
\hline
Resolution & & & & & & \\
\hspace{3mm} Frequency\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{urukul_wiki} & & & 0.25 & & Hz & AD9910 \\
& & & 8 & & $\mu$Hz & AD9912 \\
\hspace{3mm} Phase offset\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{ad9912} & & & 16 & & bits & AD9910 \\
& & & 14 & & bits & AD9912 \\
\hspace{3mm} Digital amplitude\repeatfootnote{ad9910} & & & 14 & & bits & AD9910 \\
\hspace{3mm} DAC full scale current\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{ad9912} & & & 8 & & bits & AD9910 \\
& & & 10 & & bits & AD9912 \\
\hspace{3mm} Temporal (I/O Update)\repeatfootnote{urukul_wiki} & $\Delta t$ & & 4 & & ns & \\
\hspace{3mm} Digital attenuation\repeatfootnote{attenuator} & & & 0.5 & & dB & \\
Resolution & & & & & \\
\hspace{3mm} Frequency\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{urukul_wiki} & & 0.25 & & Hz & AD9910 \\
& & 8 & & $\mu$Hz & AD9912 \\
\hspace{3mm} Phase offset\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{ad9912} & & 16 & & bits & AD9910 \\
& & 14 & & bits & AD9912 \\
\hspace{3mm} Digital amplitude\repeatfootnote{ad9910} & & 14 & & bits & AD9910 \\
\hspace{3mm} DAC full scale current\repeatfootnote{ad9910}\textsuperscript{,}\repeatfootnote{ad9912} & & 8 & & bits & AD9910 \\
& & 10 & & bits & AD9912 \\
\hspace{3mm} Temporal (I/O Update)\repeatfootnote{urukul_wiki} & & 4 & & ns & \\
\hspace{3mm} Digital attenuation\repeatfootnote{attenuator} & & 0.5 & & dB & \\
\thickhline
\end{tabularx}
\end{threeparttable}