sinara-hw/Syrostan-MCU-C
5
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
cf76348432
Syrostan-MCU-C/FPGA/lvds/top_pre_pack.py

2 lines
28 B
Python
Raw Normal View History

EEM output working
2022-01-22 17:50:49 +08:00
ctx.addClock("clk25", 25.0)
Reference in New Issue Copy Permalink