renet
/
ENC424J600
10
1
Fork 1
Code Issues 3 Pull Requests 1 Projects Releases Wiki Activity

Fix SPI: shorten timing & simplify API #11

Merged
sb10q merged 1 commits from fix-spi into master 2024-08-17 17:37:23 +08:00
Conversation 0 Commits 1 Files Changed 1 +1 -7
1 changed files with 1 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/spi.rs
View File

@ -199,13 +199,7 @@ impl <SPI: Transfer<u8>,
self.nss.set_low(); self.nss.set_low();
// >=50ns min. CS_n setup time // >=50ns min. CS_n setup time
#[cfg(feature = "cortex-m-cpu")] #[cfg(feature = "cortex-m-cpu")]
match opcode {
opcodes::RCRU | opcodes::WCRU |
opcodes::RRXDATA | opcodes::WGPDATA => {
cortex_m::asm::delay((0.05*(self.cpu_freq_mhz+1.)) as u32); cortex_m::asm::delay((0.05*(self.cpu_freq_mhz+1.)) as u32);
}
_ => { }
}
// Start writing to SLAVE // Start writing to SLAVE
buf[0] = opcode; buf[0] = opcode;
let result = self.spi.transfer(&mut buf[..data_length+1]); let result = self.spi.transfer(&mut buf[..data_length+1]);