pca006132
/
zynq-rs
forked from M-Labs/zynq-rs
2
0
Fork 0
Code Issues 1 Pull Requests Releases Wiki Activity
Bare-metal Rust on the Xilinx Zynq ZC706 devkit
551 Commits 3 Branches 0 Tags 1.3 MiB
Rust 96.8%
Assembly 2%
Nix 1.1%
Go to file
pca006132 6e6612bc3e szl: move enable l2c to artiq-zynq 2021-01-26 11:19:33 +08:00
.cargo cargo: remove unmaintained runner 2020-09-09 15:01:39 +08:00
experiments experiments: updated experiment 2021-01-15 17:08:20 +08:00
libasync libboard_zynq: implement eth hot-plugging 2020-11-20 17:12:22 +01:00
libboard_zynq libboard_zynq: remove unused eth phy name information 2020-11-20 17:21:38 +01:00
libconfig add feature target_kasli_soc to libsupport_zynq, libconfig, experiments, szl, default.nix 2020-11-19 19:41:38 +01:00
libcoreio add libconfig, libcoreio, szl from artiq-zynq a277e89b3ad; update dependencies 2020-09-09 17:56:50 +08:00
libcortex_a9 libcortex_a9: memcpy throughput optimization 2021-01-26 11:16:37 +08:00
libregister libregister: allow rustdoc for register! macro 2020-11-19 20:26:18 +01:00
libsupport_zynq libsupport_zynq: removed naked annotation 2021-01-15 17:08:20 +08:00
nix updated rust and compiler_builtins 2021-01-15 16:45:11 +08:00
openocd openocd: remove xilinx-tcl on Cora Z7 2020-11-08 18:44:41 +01:00
szl szl: move enable l2c to artiq-zynq 2021-01-26 11:19:33 +08:00
.gitignore remove zc706.elf from gitignore 2020-01-16 02:13:11 +08:00
Cargo.lock libsupport_zynq: custom memcpy 2021-01-15 17:08:14 +08:00
Cargo.toml add libconfig, libcoreio, szl from artiq-zynq a277e89b3ad; update dependencies 2020-09-09 17:56:50 +08:00
README.md README: update board support info 2020-11-18 10:36:55 +08:00
armv7-none-eabihf.json define custom target, use with cargo-xbuild 2019-08-06 22:03:04 +02:00
default.nix libsupport_zynq: custom memcpy 2021-01-15 17:08:14 +08:00
remote_run.sh remote_run.sh: clean up getopts 2020-11-18 17:45:43 +08:00
shell.nix libsupport_zynq: custom memcpy 2021-01-15 17:08:14 +08:00
xbuild_writable_lockfile.diff patch cargo-xbuild to ensure copied Cargo.lock is writable 2020-10-13 18:27:52 +08:00

README.md

Bare-metal Rust on Zynq-7000

Supported features:

  • Clocking setup
  • UART
  • SDRAM setup
  • Ethernet with smoltcp and async-await on TCP sockets
  • SD card
  • PL programming and startup
  • Pure Rust SZL first-stage bootloader, with SD boot and netboot
  • Control of second CPU core and message passing, with async-await support

Supported boards:

  • ZC706
  • Red Pitaya
  • Cora Z7-10 (seems to also run on Cora Z7-07S, including dual-core support)

Build

nix-shell --command "cargo xbuild --release -p experiments"

Currently the ELF output is placed at target/armv7-none-eabihf/release/experiments

Debug

Running on the ZC706

nix-shell --command "cargo xbuild --release -p experiments"
cd openocd
openocd -f zc706.cfg

Running on the Cora Z7-10

nix-shell --command "cd experiments && cargo xbuild --release --no-default-features --features=target_coraz7"
cd openocd
openocd -f cora-z7-10.cfg

Loading a bitstream into volatile memory

openocd -f zc706.cfg -c "pld load 0 blinker_migen.bit; exit"