artiq-zynq/src/gateware/config.py

17 lines
601 B
Python
Raw Normal View History

from misoc.integration import cpu_interface
def write_csr_file(soc, filename):
with open(filename, "w") as f:
f.write(cpu_interface.get_csr_rust(
soc.get_csr_regions(), soc.get_csr_groups(), soc.get_constants()))
def write_mem_file(soc, filename):
with open(filename, "w") as f:
f.write(cpu_interface.get_mem_rust(
soc.get_memory_regions(), soc.get_memory_groups(), None))
def write_rustc_cfg_file(soc, filename):
with open(filename, "w") as f:
2023-09-11 11:46:17 +08:00
f.write(cpu_interface.get_rust_cfg(
soc.get_csr_regions(), soc.get_constants()))