occheung
/
web2019
forked from M-Labs/web2019
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

remove Metlino/Sayma

This commit is contained in:
Sebastien Bourdeauducq 2020-12-08 12:14:04 +08:00
parent 66f62b34fa
commit 58be74ca57
1 changed files with 0 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
content/experiment-control/sinara-core.md
View File

@ -220,14 +220,3 @@ Contact sales@m-\*\*\*s.hk with your requirements and we will establish a quote.
{{ layout_separator_empty(inverted="true") }}
{% layout_centered_content(min_width=true) %}
##### Metlino and Sayma
For more demanding experiments, we have been developing the Metlino and Sayma system. One Sayma card includes 8 channels of 2.4GSPS 16-bit DACs and a Kintex Ultrascale FPGA. The FPGA synthesizes waveforms for the DACs and our gateware supports two-tone direct digital synthesis and shaping of the waveform parameters with splines.
Multiple Sayma cards can be installed in a MicroTCA chassis together with one Metlino master. Clock synchronization will be supported.
{% end %}