This website requires JavaScript.
Explore
Help
Sign In
occheung
/
artiq
Watch
1
Star
0
Fork
0
You've already forked artiq
forked from
M-Labs/artiq
Code
Pull Requests
Activity
bdd02a064e
artiq
/
soc
History
Florent Kermarrec
bdd02a064e
targets/artiq_kc705: add false path between rsys_clk and rio_clk (reduce P&R on AMP from 40 minutes to 5 minutes :)
2015-04-11 21:32:46 +08:00
..
runtime
soc/targets: use mem_map, fix addressing conflict on UP between ethernet and dds
2015-04-11 21:32:11 +08:00
targets
targets/artiq_kc705: add false path between rsys_clk and rio_clk (reduce P&R on AMP from 40 minutes to 5 minutes :)
2015-04-11 21:32:46 +08:00