|
|
85834976d9
|
gateware/spi: fix import
|
2016-10-17 14:06:35 +08:00 |
|
|
|
051e6e0447
|
spi: use misoc SPIMachine, closes #314
|
2016-08-26 14:08:12 +02:00 |
|
|
|
92f3757c74
|
spi: give wb-reads a register level
|
2016-07-31 14:53:19 +02:00 |
|
|
|
71921de5bd
|
spi: do not shift when starting a xfer, closes #495
|
2016-07-04 12:22:47 +02:00 |
|
|
|
c2fe9a08ae
|
gateware.spi: delay only writes to data register, update doc
|
2016-03-01 14:14:38 +01:00 |
|
|
|
da22ec73df
|
gateware.spi: rework wb bus sequence
|
2016-02-29 22:22:08 +01:00 |
|
|
|
dd570720ac
|
gateware.spi: ack only in cycles
|
2016-02-29 17:29:37 +01:00 |
|
|
|
eb01b0bfee
|
gateware.spi: cleanup doc
|
2016-02-29 12:41:30 +01:00 |
|
|
|
948fefa69a
|
gateware.spi: style
|
2016-02-29 11:48:29 +01:00 |
|
|
|
5480099f1b
|
gateware.spi: rewrite counter bias for timing
|
2016-02-29 02:28:19 +01:00 |
|
|
|
9a1d6a51a4
|
gateware.spi: shorten counters
|
2016-02-29 01:51:33 +01:00 |
|
|
|
9a881aa430
|
gateware.spi: simpler clk bias
|
2016-02-29 00:36:18 +01:00 |
|
|
|
3b6999ac06
|
gateware.spi: refactor, sim verified
|
2016-02-28 20:40:06 +01:00 |
|
|
|
bd9ceb4e12
|
gateware.spi: add complete spi master logic
|
2016-02-27 22:47:16 +01:00 |
|
|
|
e7146cc999
|
gateware.spi: design sketch
|
2016-02-26 17:03:08 +01:00 |
|
