|
|
df61b85988
|
drtio: fix imports
|
2018-09-09 14:11:32 +08:00 |
|
|
|
312256a18d
|
grabber: fix frame size off-by-1
|
2018-09-07 16:55:43 +02:00 |
|
|
|
ec62eb9373
|
drtio: minor cleanup
|
2018-09-07 17:51:38 +08:00 |
|
|
|
4d73fb5bc9
|
grabber: only advance when DVAL
|
2018-09-06 11:01:08 +02:00 |
|
|
|
87e0384e97
|
drtio: separate aux controller
This helps with managing CSR groups and heterogeneous (satellite/repeaters) DRTIO cores.
|
2018-09-05 17:56:58 +08:00 |
|
|
|
92be9324df
|
add missing files
|
2018-09-05 16:09:02 +08:00 |
|
|
|
2884d595b3
|
drtio: add rt_controller_repeater
|
2018-09-05 16:08:40 +08:00 |
|
|
|
839f748a1d
|
drtio: add external TSC to repeater
|
2018-09-05 15:55:20 +08:00 |
|
|
|
5f20d79408
|
drtio: add timeout on satellite internal CRI buffer space request
|
2018-09-05 14:12:11 +08:00 |
|
|
|
1450e17a73
|
sayma: adapt to TSC and DRTIOSatellite changes
|
2018-09-05 12:10:41 +08:00 |
|
|
|
19ae9ac1b1
|
kc705: adapt to TSC changes
|
2018-09-05 12:07:28 +08:00 |
|
|
|
3d531cc923
|
kasli: adapt to TSC and DRTIOSatellite changes
|
2018-09-05 12:06:47 +08:00 |
|
|
|
4e4398afa6
|
analyzer: adapt to TSC changes
|
2018-09-05 12:06:20 +08:00 |
|
|
|
15b16695c6
|
frontend: add artiq_route
|
2018-09-04 19:04:27 +08:00 |
|
|
|
bf36786d45
|
kasli_tester: clean up grabber test
|
2018-09-04 10:59:19 +00:00 |
|
|
|
47eb37e212
|
VLBAI{Master,Slave}: align rtio channels with PTB
|
2018-09-04 10:39:45 +00:00 |
|
|
|
778f1de121
|
drtio: add TSC sync and missed command detection to rt_packet_repeater
|
2018-09-03 18:26:13 +08:00 |
|
hartytp
|
c55460f59f
|
suservo: fix doc typo
|
2018-09-03 11:48:40 +02:00 |
|
|
|
00fabee1ca
|
drtio: fix rt_packet_repeater timeout
|
2018-09-03 09:57:15 +08:00 |
|
|
|
f3fe818049
|
rtio: refactor TSC to allow sharing between cores
|
2018-09-03 09:48:12 +08:00 |
|
|
|
0fe2a6801e
|
drtio: forward destination with channel
|
2018-09-02 15:50:23 +08:00 |
|
|
|
6768dbab6c
|
drtio: add buffer space support to rt_packet_repeater
|
2018-09-02 14:38:37 +08:00 |
|
|
|
88b7529d09
|
drtio: share CDC
|
2018-09-02 14:37:29 +08:00 |
|
|
|
078c862618
|
drtio: add repeater (WIP, write only)
|
2018-09-01 21:07:55 +08:00 |
|
|
|
6057cb797c
|
drtio: reorganize tests
|
2018-08-31 16:28:33 +08:00 |
|
|
|
4f963e1e11
|
drtio: minor cleanup
|
2018-08-30 15:15:32 +08:00 |
|
|
|
ce6e390d5f
|
drtio: expose internal satellite CRI
|
2018-08-30 12:41:09 +08:00 |
|
|
|
e7dba34475
|
kasli/tester: fill all 12 EEM
|
2018-08-29 18:09:09 +00:00 |
|
|
|
b58ec2d78e
|
artiq_flash: treat all variants ending in satellite as such
|
2018-08-29 17:53:48 +00:00 |
|
|
|
fbf05db5ab
|
kasli: add VLBAI Master and Satellite
|
2018-08-29 17:53:48 +00:00 |
|
|
|
9584c30a1f
|
kasli: DRTIO Base: flexible rtio_clk_freq
|
2018-08-29 17:53:48 +00:00 |
|
|
|
eb9e9634df
|
siphaser: support 125 MHz rtio clk
keep the phase shift increment/decrement at 1/(56*8) rtio_clk
cycles
|
2018-08-29 17:53:48 +00:00 |
|
|
|
ccc58a0f84
|
satman: add 125 MHz Si5324 settings
from cjbe
|
2018-08-29 17:53:48 +00:00 |
|
|
|
aa64e6c1c6
|
cri: add buffer space request protocol
|
2018-08-29 15:16:43 +08:00 |
|
whitequark
|
a5cd7d2761
|
doc: update manual/developing.rst.
|
2018-08-28 20:00:32 +00:00 |
|
|
|
ba6094c3e5
|
test: relax network transfer rates
Due to lower Kasli system clock frequency.
|
2018-08-27 16:47:48 +08:00 |
|
|
|
ea71a0491b
|
conda: bump misoc. Closes #1057
|
2018-08-27 13:37:46 +08:00 |
|
|
|
c9d8bd1566
|
Merge branch 'nix'
|
2018-08-24 19:03:52 +08:00 |
|
|
|
7f523e7e50
|
nix: add shell starter
|
2018-08-24 19:03:25 +08:00 |
|
whitequark
|
0e7419450e
|
firmware: update smoltcp.
This adds TCP window scaling support.
|
2018-08-20 00:26:40 +00:00 |
|
|
|
23ea8c81f3
|
nix: update pythonparser
|
2018-08-19 21:18:40 +08:00 |
|
|
|
9b6ea47b7a
|
kasli: use SFP LEDs to show DRTIO link status. Closes #1073
|
2018-08-19 13:04:41 +08:00 |
|
|
|
d6992f6a0c
|
conda: work around 'received dictionary as spec' conda bug
|
2018-08-18 23:15:59 +08:00 |
|
|
|
d1d26e2aa3
|
hmc7043: add explanation about HMC_SYSREF_DIV
|
2018-08-18 11:43:40 +08:00 |
|
|
|
f75a317446
|
hmc7043: automatically determine output groups
|
2018-08-18 11:43:23 +08:00 |
|
|
|
c498b28f88
|
hmc7043: disable FPGA_ADC_SYSREF
|
2018-08-18 11:42:57 +08:00 |
|
|
|
a7810502f6
|
artiq_coremgmt: add option to specify core device address directly
|
2018-08-18 10:58:40 +08:00 |
|
|
|
fc09144baa
|
artiq_coremgmt: remove unnecessary DeviceManager
|
2018-08-18 10:46:08 +08:00 |
|
|
|
167e97efd2
|
sayma: support external RTM clocking
|
2018-08-17 22:57:54 +08:00 |
|
|
|
041dc0f64a
|
jesd204: update core to v0.10
Closes #727
Closes #1127
|
2018-08-17 22:50:07 +08:00 |
|
