occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

siphaser: fix phase_shift_done CSR

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2018-03-07 10:05:05 +08:00
parent acfd9db185
commit f7aba6b570
1 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
artiq/gateware/drtio/si_phaser.py
View File

@ -10,7 +10,7 @@ class SiPhaser7Series(Module, AutoCSR):
def __init__(self, si5324_clkin, si5324_clkout_fabric): def __init__(self, si5324_clkin, si5324_clkout_fabric):
self.switch_clocks = CSRStorage() self.switch_clocks = CSRStorage()
self.phase_shift = CSR() self.phase_shift = CSR()
self.phase_shift_done = CSRStatus() self.phase_shift_done = CSRStatus(reset=1)
self.sample_result = CSRStatus() self.sample_result = CSRStatus()
# 125MHz system clock to 150MHz. VCO @ 625MHz. # 125MHz system clock to 150MHz. VCO @ 625MHz.
@ -37,6 +37,7 @@ class SiPhaser7Series(Module, AutoCSR):
# non-determinstic skew of Si5324. # non-determinstic skew of Si5324.
mmcm_ps_fb = Signal() mmcm_ps_fb = Signal()
mmcm_ps_output = Signal() mmcm_ps_output = Signal()
mmcm_ps_psdone = Signal()
self.specials += \ self.specials += \
Instance("MMCME2_ADV", Instance("MMCME2_ADV",
p_CLKIN1_PERIOD=1e9/150e6, p_CLKIN1_PERIOD=1e9/150e6,
@ -56,8 +57,12 @@ class SiPhaser7Series(Module, AutoCSR):
i_PSCLK=ClockSignal(), i_PSCLK=ClockSignal(),
i_PSEN=self.phase_shift.re, i_PSEN=self.phase_shift.re,
i_PSINCDEC=self.phase_shift.r, i_PSINCDEC=self.phase_shift.r,
o_PSDONE=self.phase_shift_done.status, o_PSDONE=mmcm_ps_psdone,
) )
self.sync += [
If(self.phase_shift.re, self.phase_shift_done.status.eq(0)),
If(mmcm_ps_psdone, self.phase_shift_done.status.eq(1))
]
si5324_clkin_se = Signal() si5324_clkin_se = Signal()
self.specials += [ self.specials += [