occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

phaser: debug and comments

Browse Source
This commit is contained in:
Robert Jördens 2020-09-27 17:15:16 +00:00
parent c453c24fb0
commit eecd97ce4c
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
artiq/coredevice/phaser.py
View File

@ -203,9 +203,8 @@ class Phaser:
att0_rstn=0, att1_rstn=0)
delay(.1*ms) # slack
# TODO: crossing dac_clk (125 MHz) edges with sync_dly (2ns long,
# 0-14 ns delay in steps of 2ns) should change the optimal
# fifo_offset by 4
# crossing dac_clk (reference) edges with sync_dly
# changes the optimal fifo_offset by 4
self.set_sync_dly(self.sync_dly)
# 4 wire SPI, sif4_enable
@ -253,7 +252,10 @@ class Phaser:
raise ValueError("DAC PLL lock failed, check clocking")
if self.tune_fifo_offset:
self.dac_tune_fifo_offset()
fifo_offset = self.dac_tune_fifo_offset()
if debug:
print(fifo_offset)
self.core.break_realtime()
# self.dac_write(0x20, 0x0000) # stop fifo sync
# alarm = self.get_sta() & 1