occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

suservo/adc: try to help vivado extract srls

Browse Source
This commit is contained in:
Robert Jördens 2018-04-23 18:21:03 +00:00
parent 929ed4471b
commit e36deab0a8
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
artiq/gateware/suservo/adc_ser.py
View File

@ -126,16 +126,18 @@ class ADC(Module, DiffMixin):
k = p.channels//p.lanes
assert 2*t_read == k*p.width
for i, sdo in enumerate(sdo):
sdo_sr = Signal(2*t_read - 2)
sdo_sr0 = Signal(t_read - 1)
sdo_sr1 = Signal(t_read - 1)
sdo_ddr = Signal(2)
self.specials += io.DDRInput(sdo, sdo_ddr[1], sdo_ddr[0],
self.cd_ret.clk)
self.sync.ret += [
If(self.reading & sck_en_ret,
sdo_sr.eq(Cat(sdo_ddr, sdo_sr))
sdo_sr0.eq(Cat(sdo_ddr[0], sdo_sr0)),
sdo_sr1.eq(Cat(sdo_ddr[1], sdo_sr1))
)
]
self.comb += [
Cat(reversed([self.data[i*k + j] for j in range(k)])).eq(
Cat(sdo_ddr, sdo_sr))
Cat(sdo_ddr, zip(sdo_sr0, sdo_sr1)))
]