occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

pipistrello: remove unused constraint kwarg

This commit is contained in:
Robert Jördens 2015-07-26 17:39:07 -06:00
parent 1d9f40833d
commit d65d303ac6
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
soc/targets/artiq_pipistrello.py
View File

@ -50,7 +50,7 @@ NET "{int_clk}" TNM_NET = "GRPint_clk";
NET "sys_clk" TNM_NET = "GRPsys_clk";
TIMESPEC "TSfix_ise1" = FROM "GRPint_clk" TO "GRPsys_clk" TIG;
TIMESPEC "TSfix_ise2" = FROM "GRPsys_clk" TO "GRPint_clk" TIG;
""", int_clk=rtio_internal_clk, ext_clk=rtio_external_clk)
""", int_clk=rtio_internal_clk)
class NIST_QC1(BaseSoC, AMPSoC):