occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

targets: make number of ethmac slots consistent

This commit is contained in:
Sebastien Bourdeauducq 2017-02-02 23:02:51 +08:00
parent 90ac915dd1
commit aafefee7f5
2 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/targets/kc705_drtio_master.py
View File

@ -34,6 +34,8 @@ class Master(MiniSoC, AMPSoC):
sdram_controller_type="minicon", sdram_controller_type="minicon",
l2_size=128*1024, l2_size=128*1024,
ident=artiq_version, ident=artiq_version,
ethmac_nrxslots=4,
ethmac_ntxslots=4,
**kwargs) **kwargs)
AMPSoC.__init__(self) AMPSoC.__init__(self)

2
artiq/gateware/targets/phaser.py
View File

@ -169,6 +169,8 @@ class Phaser(MiniSoC, AMPSoC):
sdram_controller_type="minicon", sdram_controller_type="minicon",
l2_size=128*1024, l2_size=128*1024,
ident=artiq_version, ident=artiq_version,
ethmac_nrxslots=4,
ethmac_ntxslots=4,
**kwargs) **kwargs)
AMPSoC.__init__(self) AMPSoC.__init__(self)
self.platform.toolchain.bitstream_commands.extend([ self.platform.toolchain.bitstream_commands.extend([