occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

drtio: more simple fixes

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2016-10-24 23:32:49 +08:00
parent 029e0d95b7
commit a4e85081aa
2 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/drtio/core.py
View File

@ -38,9 +38,9 @@ class DRTIOSatellite(Module):
self.clock_domains.cd_rio_phy = ClockDomain() self.clock_domains.cd_rio_phy = ClockDomain()
self.comb += [ self.comb += [
self.cd_rio.clk.eq(ClockSignal("rtio")), self.cd_rio.clk.eq(ClockSignal("rtio")),
self.cd_rio.rst.eq(ResetSignal("rtio")), self.cd_rio.rst.eq(ResetSignal("rtio", allow_reset_less=True)),
self.cd_rio_phy.clk.eq(ClockSignal("rtio")), self.cd_rio_phy.clk.eq(ClockSignal("rtio")),
self.cd_rio_phy.rst.eq(ResetSignal("rtio")), self.cd_rio_phy.rst.eq(ResetSignal("rtio", allow_reset_less=True)),
] ]

3
artiq/gateware/drtio/rt_packets.py
View File

@ -406,7 +406,8 @@ class RTPacketMaster(Module):
# # # # # #
# CDC # CDC
wfifo = AsyncFIFO(64+16+16+256, write_fifo_depth) wfifo = ClockDomainsRenamer({"write": "sys", "read": "rtio"})(
AsyncFIFO(64+16+16+256, write_fifo_depth))
self.submodules += wfifo self.submodules += wfifo
write_timestamp = Signal(64) write_timestamp = Signal(64)
write_channel = Signal(16) write_channel = Signal(16)