occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

ddb_template: mirny_cpld: add default value

Browse Source 
Signed-off-by: Oi Chee Cheung <dc@m-labs.hk>
This commit is contained in:
occheung 2020-12-15 10:38:56 +08:00 committed by Sébastien Bourdeauducq
parent 73271600a1
commit a017dafee6
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/frontend/artiq_ddb_template.py
View File

@ -280,8 +280,8 @@ class PeripheralManager:
}},
}}""",
name=mirny_name,
refclk=peripheral.get("refclk", self.master_description.get("rtio_frequency", 125e6)),
clk_sel=peripheral["clk_sel"])
refclk=peripheral.get("refclk", 100e6),
clk_sel=peripheral.get("clk_sel", 0))
return next(channel)