occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

kasli: fix SYSU TTL directions

This commit is contained in:
Sebastien Bourdeauducq 2018-08-07 19:28:40 +08:00
parent 8aa88cfe70
commit 9ce6233926
2 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/examples/kasli_basic/device_db_sysu.py
View File

@ -42,7 +42,7 @@ for i in range(40):
device_db["ttl" + str(i)] = {
"type": "local",
"module": "artiq.coredevice.ttl",
"class": "TTLInOut" if i < 4 else "TTLOut",
"class": "TTLInOut" if i < 16 else "TTLOut",
"arguments": {"channel": i},
}

6
artiq/gateware/targets/kasli.py
View File

@ -246,8 +246,10 @@ class SYSU(_StandaloneBase):
self.rtio_channels = []
eem.DIO.add_std(self, 2,
ttl_serdes_7series.InOut_8X, ttl_serdes_7series.Output_8X)
for i in range(3, 7):
ttl_serdes_7series.InOut_8X, ttl_serdes_7series.InOut_8X)
eem.DIO.add_std(self, 3,
ttl_serdes_7series.InOut_8X, ttl_serdes_7series.InOut_8X)
for i in range(4, 7):
eem.DIO.add_std(self, i,
ttl_serdes_7series.Output_8X, ttl_serdes_7series.Output_8X)
eem.Urukul.add_std(self, 1, 0, ttl_serdes_7series.Output_8X)