occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

test: skip RPC timing tests by default.

This commit is contained in:
whitequark 2016-02-24 13:10:26 +00:00
parent a714be1c99
commit 956448bd8d
1 changed files with 14 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
artiq/test/coredevice/test_rtio.py
View File

@ -1,11 +1,15 @@
# Copyright (C) 2014, 2015 M-Labs Limited # Copyright (C) 2014, 2015 M-Labs Limited
# Copyright (C) 2014, 2015 Robert Jordens <jordens@gmail.com> # Copyright (C) 2014, 2015 Robert Jordens <jordens@gmail.com>
import os, unittest
from math import sqrt from math import sqrt
from artiq.experiment import * from artiq.experiment import *
from artiq.test.hardware_testbench import ExperimentCase from artiq.test.hardware_testbench import ExperimentCase
artiq_low_latency = os.getenv("ARTIQ_LOW_LATENCY")
class RTT(EnvExperiment): class RTT(EnvExperiment):
def build(self): def build(self):
@ -181,6 +185,8 @@ class Handover(EnvExperiment):
class CoredeviceTest(ExperimentCase): class CoredeviceTest(ExperimentCase):
@unittest.skipUnless(artiq_low_latency,
"timings are dependent on CPU load and network conditions")
def test_rtt(self): def test_rtt(self):
self.execute(RTT) self.execute(RTT)
rtt = self.dataset_mgr.get("rtt") rtt = self.dataset_mgr.get("rtt")
@ -188,6 +194,8 @@ class CoredeviceTest(ExperimentCase):
self.assertGreater(rtt, 0*ns) self.assertGreater(rtt, 0*ns)
self.assertLess(rtt, 100*ns) self.assertLess(rtt, 100*ns)
@unittest.skipUnless(artiq_low_latency,
"timings are dependent on CPU load and network conditions")
def test_loopback(self): def test_loopback(self):
self.execute(Loopback) self.execute(Loopback)
rtt = self.dataset_mgr.get("rtt") rtt = self.dataset_mgr.get("rtt")
@ -200,6 +208,8 @@ class CoredeviceTest(ExperimentCase):
count = self.dataset_mgr.get("count") count = self.dataset_mgr.get("count")
self.assertEqual(count, 10) self.assertEqual(count, 10)
@unittest.skipUnless(artiq_low_latency,
"timings are dependent on CPU load and network conditions")
def test_pulse_rate(self): def test_pulse_rate(self):
self.execute(PulseRate) self.execute(PulseRate)
rate = self.dataset_mgr.get("pulse_rate") rate = self.dataset_mgr.get("pulse_rate")
@ -230,6 +240,8 @@ class CoredeviceTest(ExperimentCase):
with self.assertRaises(IOError): with self.assertRaises(IOError):
self.execute(Watchdog) self.execute(Watchdog)
@unittest.skipUnless(artiq_low_latency,
"timings are dependent on CPU load and network conditions")
def test_time_keeps_running(self): def test_time_keeps_running(self):
self.execute(TimeKeepsRunning) self.execute(TimeKeepsRunning)
t1 = self.dataset_mgr.get("time_at_start") t1 = self.dataset_mgr.get("time_at_start")
@ -272,6 +284,8 @@ class RPCTiming(EnvExperiment):
class RPCTest(ExperimentCase): class RPCTest(ExperimentCase):
@unittest.skipUnless(artiq_low_latency,
"timings are dependent on CPU load and network conditions")
def test_rpc_timing(self): def test_rpc_timing(self):
self.execute(RPCTiming) self.execute(RPCTiming)
self.assertGreater(self.dataset_mgr.get("rpc_time_mean"), 100*ns) self.assertGreater(self.dataset_mgr.get("rpc_time_mean"), 100*ns)