forked from M-Labs/artiq
1
0
Fork 0

shiftreg: fix get method

This commit is contained in:
Sebastien Bourdeauducq 2019-12-21 14:17:22 +08:00
parent 0e847c07da
commit 902db1d95a
1 changed files with 2 additions and 1 deletions

View File

@ -43,7 +43,8 @@ class ShiftReg:
data = 0
for i in range(self.n):
data <<= 1
if self.ser_in.sample_input():
self.ser_in.sample_input()
if self.ser_in.sample_get():
data |= 1
delay(self.dt)
self.clk.on()