occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

examples: fix Sayma DRTIO ref_period

This commit is contained in:
Sebastien Bourdeauducq 2018-03-08 15:09:33 +08:00
parent 37ec97eb28
commit 8bd85caafb
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/examples/sayma_drtio/device_db.py
View File

@ -5,7 +5,7 @@ device_db = {
"type": "local", "type": "local",
"module": "artiq.coredevice.core", "module": "artiq.coredevice.core",
"class": "Core", "class": "Core",
"arguments": {"host": core_addr, "ref_period": 2e-9} "arguments": {"host": core_addr, "ref_period": 1/(8*150e6)}
}, },
"core_log": { "core_log": {
"type": "controller", "type": "controller",