forked from M-Labs/artiq
coredevice: set default pow for ad9912 set_mu()
This commit is contained in:
parent
9e3ea4e8ef
commit
7ffe4dc2e3
|
@ -156,7 +156,7 @@ class AD9912:
|
||||||
return self.cpld.get_channel_att(self.chip_select - 4)
|
return self.cpld.get_channel_att(self.chip_select - 4)
|
||||||
|
|
||||||
@kernel
|
@kernel
|
||||||
def set_mu(self, ftw: TInt64, pow_: TInt32):
|
def set_mu(self, ftw: TInt64, pow_: TInt32 = 0):
|
||||||
"""Set profile 0 data in machine units.
|
"""Set profile 0 data in machine units.
|
||||||
|
|
||||||
After the SPI transfer, the shared IO update pin is pulsed to
|
After the SPI transfer, the shared IO update pin is pulsed to
|
||||||
|
|
Loading…
Reference in New Issue