occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

sawg: fix b delay width

Browse Source
This commit is contained in:
Robert Jördens 2016-11-20 16:39:22 +01:00
parent 12e39a64cf
commit 74e5013fe5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/dsp/sawg.py
View File

@ -151,7 +151,7 @@ class Channel(Module, SatAddMixin):
parallelism=parallelism, a_delay=-a1.latency)
cfg = Config(widths.a)
u = Spline(width=widths.a, order=orders.a)
du = Delay(widths.a, a1.latency + b.latency - u.latency)
du = Delay(width, a1.latency + b.latency - u.latency)
self.submodules += cfg, u, du
self.u = u.tri(widths.t)
self.i = [cfg.i, self.u, a1.a, a1.f, a1.p, a2.a, a2.f, a2.p, b.f, b.p]