occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

ad5360: add busy and update timings

This commit is contained in:
Robert Jördens 2016-03-04 18:53:05 +01:00
parent e834a88340
commit 725943fee2
1 changed files with 13 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
artiq/coredevice/ad5360.py
View File

@ -1,4 +1,6 @@
from artiq.language.core import kernel, portable, delay_mu
from artiq.language.core import (kernel, portable, delay_mu, delay,
seconds_to_mu)
from artiq.language.units import ns, us
from artiq.coredevice import spi
# Designed from the data sheets and somewhat after the linux kernel
@ -95,17 +97,22 @@ class AD5360:
@kernel
def load(self):
self.ldac.off()
delay_mu(3*self.bus.ref_period_mu)
# t13 = 10ns ldac pulse width low
delay_mu(2*self.bus.ref_period_mu)
self.ldac.on()
@kernel
def set(self, values, op=_AD5360_CMD_DATA):
# write() compensation
# compensate all delays that will be applied
delay_mu(-len(values)*(self.bus.xfer_period_mu +
self.bus.write_period_mu +
self.bus.ref_period_mu) -
3*self.bus.ref_period_mu) # latency alignment
3*self.bus.ref_period_mu -
seconds_to_mu(1.5*us) -
seconds_to_mu(3*us))
self.write_channels(values, op)
delay_mu(3*self.bus.ref_period_mu) # latency alignment
delay_mu(3*self.bus.ref_period_mu + # latency alignment ttl to spi
seconds_to_mu(1.5*us)) # t10 max busy low for one channel
self.load()
delay_mu(-3*self.bus.ref_period_mu) # load() compensation
delay_mu(-2*self.bus.ref_period_mu + # load(), t13
seconds_to_mu(3*us)) # t16 dac response time